Data Storage

Your present location > Home page > Data Storage
Application Analysis of Power MOSFET Selection for High-End, High-Performance Storage Accelerator Cards: A Guide to Building Efficient, Dense, and Reliable Power Delivery Networks
High-End Storage Accelerator Card Power Delivery Network Topology

High-End Storage Accelerator Card Power Delivery Network Overall Topology

graph LR %% PCIe Power Input Section subgraph "PCIe Slot Power Input & Distribution" PCIe_12V["PCIe Slot 12V Input"] --> INPUT_FILTER["Input Filter & Protection"] PCIe_12V_2["PCIe Cable 12V Input"] --> INPUT_FILTER INPUT_FILTER --> INTERMEDIATE_BUS["12V Intermediate Bus"] end %% Core & Memory VRM Section subgraph "Core ASIC & Memory VRM (Multiphase Buck)" INTERMEDIATE_BUS --> MULTIPHASE_CONVERTER["Multiphase Buck Controller"] subgraph "High-Density MOSFET Array (Per Phase)" Q_CORE1["VBGQA1401
40V/150A
DFN8(5x6)"] Q_CORE2["VBGQA1401
40V/150A
DFN8(5x6)"] Q_CORE3["VBGQA1401
40V/150A
DFN8(5x6)"] Q_CORE4["VBGQA1401
40V/150A
DFN8(5x6)"] end MULTIPHASE_CONVERTER --> GATE_DRIVER_CORE["High-Frequency Gate Driver"] GATE_DRIVER_CORE --> Q_CORE1 GATE_DRIVER_CORE --> Q_CORE2 GATE_DRIVER_CORE --> Q_CORE3 GATE_DRIVER_CORE --> Q_CORE4 Q_CORE1 --> INDUCTOR_CORE["Power Inductor"] Q_CORE2 --> INDUCTOR_CORE Q_CORE3 --> INDUCTOR_CORE Q_CORE4 --> INDUCTOR_CORE INDUCTOR_CORE --> OUTPUT_CAP_CORE["Low-ESR Output Capacitors"] OUTPUT_CAP_CORE --> ASIC_POWER["Core ASIC Power
0.8-1.2V @ 100A+"] OUTPUT_CAP_CORE --> MEMORY_POWER["HBM/GDDR Memory Power
1.2-1.8V"] ASIC_POWER --> COMPUTE_ASIC["Compute ASIC/FPGA"] MEMORY_POWER --> HBM_MEM["High-Bandwidth Memory"] end %% Intermediate Bus Conversion Section subgraph "Intermediate Bus Conversion (12V to Lower Rails)" INTERMEDIATE_BUS --> BUS_CONVERTER["DC-DC Buck Converter"] subgraph "Intermediate MOSFET Pair" Q_BUS_HIGH["VBP16R47S
600V/47A
TO247"] Q_BUS_LOW["VBP16R47S
600V/47A
TO247"] end BUS_CONVERTER --> GATE_DRIVER_BUS["Bus Converter Gate Driver"] GATE_DRIVER_BUS --> Q_BUS_HIGH GATE_DRIVER_BUS --> Q_BUS_LOW Q_BUS_HIGH --> INDUCTOR_BUS["Bus Inductor"] Q_BUS_LOW --> GND_BUS INDUCTOR_BUS --> OUTPUT_CAP_BUS["Intermediate Bus Capacitors"] OUTPUT_CAP_BUS --> LOWER_RAIL["5V/3.3V Intermediate Rail"] end %% Point-of-Load & Load Switch Section subgraph "Point-of-Load (POL) & Intelligent Load Switches" LOWER_RAIL --> POL_CONVERTER["POL Buck Converter"] subgraph "Dual MOSFET Array for POL" Q_POL1["VBQF3101M
100V/12.1A
DFN8(3x3)-B"] Q_POL2["VBQF3101M
100V/12.1A
DFN8(3x3)-B"] Q_POL3["VBQF3101M
100V/12.1A
DFN8(3x3)-B"] end subgraph "Load Switch Channels" SW_PHY["VBQF3101M
PHY Power Switch"] SW_CLK["VBQF3101M
Clock Power Switch"] SW_MGMT["VBQF3101M
Management Controller Switch"] end POL_CONVERTER --> Q_POL1 POL_CONVERTER --> Q_POL2 POL_CONVERTER --> Q_POL3 Q_POL1 --> PHY_POWER["PHY Interface Power"] Q_POL2 --> CLOCK_POWER["Clock Circuitry Power"] Q_POL3 --> MGMT_POWER["Management Controller Power"] PHY_POWER --> HIGH_SPEED_PHY["PCIe/CXL PHY"] CLOCK_POWER --> CLOCK_GEN["Clock Generator"] MGMT_POWER --> MGMT_CONTROLLER["Card Management Controller"] MGMT_CONTROLLER --> SW_PHY MGMT_CONTROLLER --> SW_CLK MGMT_CONTROLLER --> SW_MGMT SW_PHY --> PHY_POWER SW_CLK --> CLOCK_POWER SW_MGMT --> MGMT_POWER end %% Thermal Management & Protection subgraph "Advanced Thermal Management & Protection" subgraph "Thermal Zones" THERMAL_ZONE1["Zone 1: Core VRM MOSFETs
Direct PCB Cooling"] THERMAL_ZONE2["Zone 2: Intermediate MOSFETs
Heatsink Cooling"] THERMAL_ZONE3["Zone 3: POL MOSFETs
Airflow Cooling"] end subgraph "Protection Circuits" OCP_CIRCUIT["Over-Current Protection"] OTP_CIRCUIT["Over-Temperature Protection"] TVS_ARRAY["TVS/ESD Protection"] CURRENT_SENSE["High-Precision Current Sensing"] end THERMAL_ZONE1 --> Q_CORE1 THERMAL_ZONE2 --> Q_BUS_HIGH THERMAL_ZONE3 --> Q_POL1 OCP_CIRCUIT --> MULTIPHASE_CONVERTER OCP_CIRCUIT --> BUS_CONVERTER OTP_CIRCUIT --> MGMT_CONTROLLER TVS_ARRAY --> GATE_DRIVER_CORE TVS_ARRAY --> GATE_DRIVER_BUS CURRENT_SENSE --> MULTIPHASE_CONVERTER CURRENT_SENSE --> BUS_CONVERTER end %% Control & Monitoring subgraph "Digital Control & System Monitoring" MGMT_CONTROLLER --> PMBUS["PMBus/I2C Interface"] MGMT_CONTROLLER --> TELEMETRY["Power Telemetry"] MGMT_CONTROLLER --> SEQUENCING["Power Sequencing Control"] PMBUS --> HOST_CONTROLLER["Host System Management"] TELEMETRY --> VOLTAGE_MON["Voltage Monitoring"] TELEMETRY --> CURRENT_MON["Current Monitoring"] TELEMETRY --> TEMP_MON["Temperature Monitoring"] SEQUENCING --> POWER_SEQ["Power-Up/Down Sequencing"] end %% Style Definitions style Q_CORE1 fill:#e8f5e8,stroke:#4caf50,stroke-width:2px style Q_BUS_HIGH fill:#e3f2fd,stroke:#2196f3,stroke-width:2px style Q_POL1 fill:#fff3e0,stroke:#ff9800,stroke-width:2px style COMPUTE_ASIC fill:#fce4ec,stroke:#e91e63,stroke-width:2px

With the explosive growth of data-centric computing, high-end storage accelerator cards have become critical engines for data processing and transmission, demanding extreme performance, low latency, and high reliability from their hardware. The power delivery network (PDN), serving as the "heart" of the accelerator card, must provide exceptionally clean, stable, and highly efficient power to core loads such as computational ASICs/FPGAs, high-bandwidth memory (HBM/GDDR), and high-speed interfaces (PCIe, CXL). The selection of power MOSFETs directly determines the PDN's conversion efficiency, power density, thermal performance, transient response, and overall system stability. Addressing the stringent requirements of accelerator cards for high current, tight voltage regulation, limited space, and 24/7 operation, this article employs scenario-based adaptation logic to reconstruct the MOSFET selection framework, delivering an optimized, ready-to-implement solution.
I. Core Selection Principles and Scenario Adaptation Logic
Core Selection Principles
Ultra-Low Loss & High Current: Prioritize devices with the lowest possible Rds(on) and gate charge (Qg) to minimize conduction and switching losses under high-current conditions (often >100A per phase).
Optimized Dynamic Performance: Fast switching capability (low Qg, Qgd) is crucial for high-frequency multiphase buck converters to ensure excellent transient response to rapid load steps.
Maximum Power Density: Select advanced packages (e.g., DFN, LGA) with superior thermal impedance to achieve the highest possible current handling per unit PCB area.
High Voltage & Robustness: For intermediate bus conversion (e.g., 12V to multiphase input), devices must have sufficient voltage margin (e.g., >30V for 12V bus) and ruggedness to handle switching noise and potential transients.
Scenario Adaptation Logic
Based on the power tree of a typical accelerator card, MOSFET applications are segmented into three critical scenarios: Core & Memory VRM (Highest Power Density), Intermediate Bus & Auxiliary Power (Balanced Performance), and Point-of-Load (POL) & Load Switch (Integration & Control). Device parameters are meticulously matched to each scenario's specific demands.
II. MOSFET Selection Solutions by Scenario
Scenario 1: Core & Memory VRM (Multiphase Buck Converter) – The Power Density Champion
Recommended Model: VBGQA1401 (Single-N, 40V, 150A, DFN8(5x6))
Key Parameter Advantages: Utilizes advanced SGT technology, achieving an ultra-low Rds(on) of 1.09mΩ at 10V Vgs. An astounding continuous current rating of 150A in a compact DFN package makes it ideal for high-phase-count, high-current VRMs.
Scenario Adaptation Value: The exceptionally low Rds(on) minimizes conduction loss, the primary loss component in high-current VRMs. The DFN8(5x6) package offers an excellent thermal footprint, allowing for maximum power density and efficient heat dissipation directly into the PCB, which is critical for cooling concentrated hotspots near the ASIC. Its performance enables high-frequency switching for fast transient response, ensuring stable voltage for sensitive computational cores and memory.
Scenario 2: Intermediate Bus Conversion & Auxiliary Power – The Balanced Workhorse
Recommended Model: VBP16R47S (Single-N, 600V, 47A, TO247)
Key Parameter Advantages: Features a 600V drain-source voltage rating, suitable for designs with higher intermediate bus voltages or providing robust isolation margin. With an Rds(on) of 60mΩ and a current rating of 47A, it handles significant power levels efficiently. SJ_Multi-EPI technology offers a good balance between conduction loss and switching performance.
Scenario Adaptation Value: The TO247 package provides superior thermal performance for dissipating heat in higher-power, non-core power stages (e.g., 12V to a lower intermediate rail). Its high voltage rating adds system robustness. This device is perfect for the primary side of isolated DC-DC converters or as a high-side switch in non-isolated converters powering various card subsystems.
Scenario 3: Point-of-Load (POL) & Load Switch – The Integrated Controller
Recommended Model: VBQF3101M (Dual-N+N, 100V, 12.1A per channel, DFN8(3x3)-B)
Key Parameter Advantages: This dual N-channel MOSFET in a tiny DFN8 package offers 100V rating and 71mΩ Rds(on) per channel at 10V Vgs. The integrated dual configuration saves significant board space.
Scenario Adaptation Value: The ultra-compact package is ideal for space-constrained POL converters near secondary loads like PHYs, clocks, and management controllers. The dual independent N-channel pair can be used in synchronous buck converter designs for these lower-power rails, or as efficient load switches for power sequencing and domain gating, enabling fine-grained power management crucial for accelerator card efficiency.
III. System-Level Design Implementation Points
Drive Circuit Design
VBGQA1401: Must be paired with a high-current, high-frequency dedicated multiphase PWM controller and driver IC. Attention to gate drive loop layout is paramount to minimize parasitic inductance and ensure clean, fast switching.
VBP16R47S: Requires a robust gate driver capable of sourcing/sinking sufficient current. Optimize layout to manage higher voltage swing and switching node ringing.
VBQF3101M: Can be driven by integrated POL controller drivers or smaller gate drivers. Ensure proper gate resistance for switching speed control and stability.
Thermal Management Design
Aggressive Thermal Strategy: For VBGQA1401, implement maximized PCB copper pour (inner layers if possible) directly under the package, potentially coupled with thermal interface material to the card's heatsink or cold plate. VBP16R47S requires a dedicated heatsink. VBQF3101M relies on local copper pour and airflow.
Derating for Reliability: Operate all MOSFETs with significant current and temperature derating. Target junction temperatures well below 125°C during worst-case operation to ensure long-term reliability in server environments.
Signal Integrity & Reliability Assurance
Power Integrity: Use low-ESR/ESL ceramic capacitors very close to the drain and source of VBGQA1401 to suppress high-frequency noise and provide localized charge. Implement careful power plane segmentation and decoupling.
Protection Measures: Implement comprehensive over-current protection (OCP) and over-temperature protection (OTP) at the controller level. Use TVS diodes on gate pins and input power rails to protect against ESD and voltage surges.
IV. Core Value of the Solution and Optimization Suggestions
The power MOSFET selection solution for high-end storage accelerator cards, based on scenario-driven logic, achieves comprehensive coverage from the ultra-high-density core VRM to auxiliary power and intelligent load switching. Its core value is reflected in three key aspects:
Unmatched Performance per Watt & Cubic Inch: By deploying the ultra-low-loss VBGQA1401 in the core VRM, overall VRM efficiency can exceed 92% even at high frequencies, directly reducing thermal load and enabling higher sustained boost clocks. The compact footprints of VBGQA1401 and VBQF3101M maximize power density, freeing crucial PCB space for additional components or signal routing, directly contributing to higher card performance.
Enabling Robustness and Scalability: The use of the rugged VBP16R47S for intermediate power stages ensures a stable foundation for the entire card's PDN. The integrated dual-MOSFET VBQF3101M simplifies design for numerous POL rails, enhancing reliability through reduced component count. This scalable and robust architecture is essential for meeting the rigorous demands of data center deployment.
Balancing Cutting-Edge Performance with Design Practicality: The selected devices represent an optimal balance between state-of-the-art performance (SGT, low Rds(on)) and proven, reliable packaging technology. Compared to the most exotic new wide-bandgap solutions, this portfolio offers a more accessible cost-structure and simpler drive requirements while still delivering the extreme performance required by next-generation accelerators, accelerating time-to-market.
In the design of power delivery networks for high-performance storage accelerator cards, MOSFET selection is a cornerstone for achieving peak computational performance, stability, and reliability. The scenario-based solution presented here, by precisely matching device characteristics to specific power chain roles and incorporating critical system-level design practices, provides a comprehensive and actionable technical blueprint. As accelerator cards push towards higher TDPs, increased memory bandwidth, and more complex heterogeneous architectures, power device selection will increasingly focus on deep integration with thermal solutions and digital control loops. Future exploration should center on the adoption of integrated power stages (DrMOS) and the co-design of MOSFETs with advanced cooling solutions (e.g., direct liquid cooling), laying the hardware foundation for the next generation of data-center-accelerating workhorses. In the era of AI and big data, an elite power delivery network is the silent enabler of breakthrough computational throughput.

Detailed Topology Diagrams

Core ASIC & Memory VRM Multiphase Buck Topology Detail

graph LR subgraph "Single Phase of Multiphase Buck" A[12V Intermediate Bus] --> B["VBGQA1401
High-Side MOSFET"] B --> C[Phase Node] C --> D["VBGQA1401
Low-Side MOSFET"] D --> E[Ground] C --> F[Power Inductor] F --> G[Output Capacitors] G --> H[Core ASIC Load] I[Multiphase Controller] --> J[Gate Driver] J --> B J --> D H -->|Voltage Feedback| I end subgraph "Multiphase Interleaving" K[Phase 1] --> L[Current Balancing] M[Phase 2] --> L N[Phase 3] --> L O[Phase 4] --> L L --> P[Controller] P --> K P --> M P --> N P --> O Q[Clock 0°] --> K R[Clock 90°] --> M S[Clock 180°] --> N T[Clock 270°] --> O end subgraph "Thermal Management" U[PCB Thermal Vias] --> V["VBGQA1401 Thermal Pad"] W[Copper Pour] --> V X[Thermal Interface Material] --> Y[Card Heatsink] V --> X end style B fill:#e8f5e8,stroke:#4caf50,stroke-width:2px style D fill:#e8f5e8,stroke:#4caf50,stroke-width:2px

Intermediate Bus Conversion Topology Detail

graph LR subgraph "Synchronous Buck Converter" A[12V Input] --> B["VBP16R47S
High-Side MOSFET"] B --> C[Switch Node] C --> D["VBP16R47S
Low-Side MOSFET"] D --> E[Ground] C --> F[Buck Inductor] F --> G[Output Capacitors] G --> H[5V/3.3V Intermediate Rail] I[Buck Controller] --> J[Gate Driver] J --> B J --> D H -->|Feedback| I end subgraph "Protection Circuitry" K[Over-Current Sense] --> L[Comparator] M[Over-Temperature Sense] --> N[Comparator] L --> O[Fault Latch] N --> O O --> P[Shutdown Signal] P --> I end subgraph "Thermal Design" Q[TO247 Package] --> R[Heatsink Interface] S[Thermal Pad] --> T[Aluminum Heatsink] U[Forced Airflow] --> T R --> S end style B fill:#e3f2fd,stroke:#2196f3,stroke-width:2px style D fill:#e3f2fd,stroke:#2196f3,stroke-width:2px

Point-of-Load & Load Switch Topology Detail

graph LR subgraph "POL Synchronous Buck Converter" A[5V/3.3V Rail] --> B["VBQF3101M
Channel 1 High-Side"] B --> C[Switch Node] C --> D["VBQF3101M
Channel 1 Low-Side"] D --> E[Ground] C --> F[POL Inductor] F --> G[POL Output Caps] G --> H[Load Rail 1.8V] I[POL Controller] --> J[Integrated Driver] J --> B J --> D H -->|Feedback| I end subgraph "Intelligent Load Switch" K[Management Controller] --> L[GPIO Control] L --> M["VBQF3101M
Channel 2"] N[12V/5V Aux] --> O[Load Switch Input] M --> O O --> P[Load Device] P --> Q[Ground] R[Current Limit] --> S[Protection Circuit] T[Thermal Shutdown] --> S S --> M end subgraph "Dual MOSFET Integration" U[DFN8(3x3)-B Package] --> V[Channel 1] U --> W[Channel 2] X[Common Source] --> Y[Ground Connection] Z[Independent Gates] --> AA[Control Signals] end style B fill:#fff3e0,stroke:#ff9800,stroke-width:2px style M fill:#fff3e0,stroke:#ff9800,stroke-width:2px
Download PDF document
Download now:VBQF3101M

Sample Req

Online

Telephone

400-655-8788

WeChat

Topping

Sample Req
Online
Telephone
WeChat