Data Storage

Your present location > Home page > Data Storage
MOSFET Selection Strategy and Device Adaptation Handbook for AI Data Center Energy Management Systems with High-Efficiency and Reliability Requirements
AI Data Center Power Management MOSFET Topology Diagram

AI Data Center Power Management System Overall Topology Diagram

graph LR %% Input Power & Primary Distribution Section subgraph "High-Voltage Input & Primary Distribution" AC_IN["Three-Phase AC Input
480VAC"] --> INPUT_FILTER["EMI/Input Filter"] INPUT_FILTER --> RECTIFIER["Three-Phase Rectifier"] RECTIFIER --> HVDC_BUS["HVDC Bus
380V/400V"] HVDC_BUS --> HV_SWITCH["High-Voltage Bus Switch"] subgraph "High-Voltage MOSFET Array" Q_HV1["VBP16R64SFD
600V/64A
36mΩ"] Q_HV2["VBP16R64SFD
600V/64A
36mΩ"] Q_HV3["VBP16R64SFD
600V/64A
36mΩ"] end HV_SWITCH --> Q_HV1 HV_SWITCH --> Q_HV2 HV_SWITCH --> Q_HV3 Q_HV1 --> PSU_BUS["PSU Input Bus"] Q_HV2 --> PSU_BUS Q_HV3 --> PSU_BUS end %% Power Supply Unit (PSU) Section subgraph "Server Power Supply Unit (PSU)" PSU_BUS --> PFC_STAGE["Active PFC Stage"] subgraph "PFC Stage MOSFETs" Q_PFC1["VBP16R64SFD
600V/64A"] Q_PFC2["VBP16R64SFD
600V/64A"] end PFC_STAGE --> Q_PFC1 PFC_STAGE --> Q_PFC2 Q_PFC1 --> DC_BUS["Intermediate DC Bus"] Q_PFC2 --> DC_BUS DC_BUS --> DC_DC_STAGE["DC-DC Converter
(LLC/Resonant)"] subgraph "DC-DC Primary Side" Q_DC_PRIMARY["VBP16R64SFD
600V/64A"] end DC_DC_STAGE --> Q_DC_PRIMARY Q_DC_PRIMARY --> TRANSFORMER["High-Frequency Transformer"] end %% Low-Voltage Distribution Section subgraph "Low-Voltage Power Distribution" TRANSFORMER --> SR_STAGE["Synchronous Rectification"] subgraph "Synchronous Rectification MOSFETs" Q_SR1["VBN1105
100V/100A
9mΩ"] Q_SR2["VBN1105
100V/100A
9mΩ"] end SR_STAGE --> Q_SR1 SR_STAGE --> Q_SR2 Q_SR1 --> OUTPUT_FILTER["Output Filter"] Q_SR2 --> OUTPUT_FILTER OUTPUT_FILTER --> LV_BUS_12V["12V Server Bus"] OUTPUT_FILTER --> LV_BUS_48V["48V Server Bus"] end %% Intermediate Bus Converter (IBC) Section subgraph "High-Efficiency Power Conversion Modules" LV_BUS_48V --> IBC_CONVERTER["48V-12V IBC Converter"] subgraph "IBC Converter MOSFETs" Q_IBC1["VBGQE11506
150V/100A
5.7mΩ"] Q_IBC2["VBGQE11506
150V/100A
5.7mΩ"] end IBC_CONVERTER --> Q_IBC1 IBC_CONVERTER --> Q_IBC2 Q_IBC1 --> POL_BUS["12V POL Bus"] Q_IBC2 --> POL_BUS POL_BUS --> POL_CONVERTERS["Point-of-Load Converters
12V-1.8V/0.8V"] end %% Load Distribution & Management subgraph "Load Distribution & Intelligent Management" subgraph "High-Current Bus Switches" Q_BUS_SW1["VBN1105
100V/100A"] Q_BUS_SW2["VBN1105
100V/100A"] end LV_BUS_12V --> Q_BUS_SW1 LV_BUS_48V --> Q_BUS_SW2 Q_BUS_SW1 --> SERVER_RAIL["Server Power Rail"] Q_BUS_SW2 --> COOLING_RAIL["Cooling System Rail"] SERVER_RAIL --> SERVER_LOAD["AI Server Racks
(GPU/CPU)"] COOLING_RAIL --> COOLING_LOAD["Cooling Fan Arrays
Liquid Cooling Pumps"] subgraph "Intelligent Power Management" PMIC["Power Management IC"] PMIC --> FAN_CONTROL["Fan PWM Control"] PMIC --> PUMP_CONTROL["Pump Speed Control"] PMIC --> LOAD_SWITCHES["Load Switch Control"] end end %% Protection & Monitoring Systems subgraph "System Protection & Monitoring" subgraph "Protection Circuits" OVP_CIRCUIT["Overvoltage Protection
TVS Arrays"] OCP_CIRCUIT["Overcurrent Protection
Desaturation Detection"] OTP_CIRCUIT["Overtemperature Protection
NTC Sensors"] end OVP_CIRCUIT --> Q_HV1 OVP_CIRCUIT --> Q_PFC1 OCP_CIRCUIT --> Q_BN1105 OTP_CIRCUIT --> ALL_MOSFETS["All MOSFET Arrays"] subgraph "Current Sensing" SHUNT_SENSORS["Precision Shunt Resistors"] DCR_SENSING["Inductor DCR Sensing"] end SHUNT_SENSORS --> PMIC DCR_SENSING --> PMIC end %% Thermal Management System subgraph "Tiered Thermal Management" COOLING_LEVEL1["Level 1: Forced Air Cooling
Heatsinks on HV MOSFETs"] COOLING_LEVEL2["Level 2: PCB Thermal Design
DFN Package Cooling"] COOLING_LEVEL3["Level 3: Liquid Cooling
High-Power Density Areas"] COOLING_LEVEL1 --> Q_HV1 COOLING_LEVEL1 --> Q_PFC1 COOLING_LEVEL2 --> Q_IBC1 COOLING_LEVEL3 --> SERVER_LOAD end %% Communication & Control PMIC --> MANAGEMENT_BUS["I2C/PMBus"] MANAGEMENT_BUS --> DATA_CENTER_MGMT["Data Center Management System"] PMIC --> FAULT_SIGNALS["Fault Status Signals"] %% Style Definitions style Q_HV1 fill:#e8f5e8,stroke:#4caf50,stroke-width:2px style Q_SR1 fill:#e3f2fd,stroke:#2196f3,stroke-width:2px style Q_IBC1 fill:#fff3e0,stroke:#ff9800,stroke-width:2px style PMIC fill:#fce4ec,stroke:#e91e63,stroke-width:2px

With the exponential growth of AI computing demands and the critical need for operational sustainability, energy management systems have become the core of modern data center infrastructure. The power conversion and distribution systems, serving as the "vascular and neural network" of the facility, provide precise and robust power delivery to key loads such as high-voltage DC distribution, server power supplies (PSUs), and cooling fan arrays. The selection of power MOSFETs directly determines system efficiency, power density, thermal management overhead, and overall reliability. Addressing the stringent requirements of data centers for maximum power usage effectiveness (PUE), fault tolerance, and high availability, this article focuses on scenario-based adaptation to develop a practical and optimized MOSFET selection strategy.
I. Core Selection Principles and Scenario Adaptation Logic
(A) Core Selection Principles: Three-Dimensional Optimization
MOSFET selection requires coordinated optimization across three key dimensions—Voltage & Current, Losses, and Thermal & Package—ensuring precise alignment with the high-demand, continuous operation of data centers.
Voltage & Current Ruggedness: For high-voltage DC distribution (e.g., 380V/400V HVDC) and PSU bus lines (e.g., 12V/48V), prioritize devices with sufficient voltage margin (≥30% for primary side, ≥50% for secondary side) to handle transients and ensure long-term reliability. Current rating must support sustained and peak loads with ample derating.
Loss Minimization as Priority: Focus on ultra-low Rds(on) to minimize conduction loss in high-current paths and optimize Qg & Coss for switching loss reduction in high-frequency converters. This is paramount for improving energy efficiency and reducing cooling requirements.
Thermal & Package Suitability: Select packages (TO-247, TO-262, DFN) that balance current handling, thermal impedance (RthJC), and power density. Ensure the package can be effectively coupled to heatsinks or system cooling to maintain safe junction temperatures under 24/7 full load.
(B) Scenario Adaptation Logic: Categorization by Power Chain Segment
Divide applications into three core scenarios based on their position and function in the power chain:
1. High-Voltage Power Distribution & PSU Primary Side: Requires high-voltage blocking capability and robust switching performance.
2. High-Current, Low-Voltage Power Switching (PSU Secondary Side, VRM): Demands extremely low Rds(on) and high current capability for efficiency.
3. High-Efficiency Power Conversion Modules: Requires an optimal balance of voltage rating, low loss, and package compactness for high-frequency operation.
II. Detailed MOSFET Selection Scheme by Scenario
(A) Scenario 1: High-Voltage Distribution & PSU Primary Side (380V/400V HVDC)
This scenario involves switching and protection in high-voltage rails, demanding high voltage withstand and good switching characteristics.
Recommended Model: VBP16R64SFD (Single-N, 600V, 64A, TO-247)
Parameter Advantages: Super-Junction (SJ_Multi-EPI) technology enables an excellent balance of high voltage (600V) and low Rds(on) (36mΩ). The 64A continuous current rating provides high power handling. TO-247 package offers superior thermal performance for heatsink mounting.
Adaptation Value: Ideal for active PFC stages, DC-DC converter primary sides, and high-voltage bus switches in 380V HVDC systems. Its low Rds(on) reduces conduction loss significantly at high currents, contributing to higher PSU efficiency (e.g., Titanium/Platinum levels).
Selection Notes: Ensure sufficient margin for voltage spikes. Pair with gate drivers capable of driving the moderate Qg. Careful PCB layout for high-voltage clearance is critical. Requires proper heatsinking.
(B) Scenario 2: High-Current, Low-Voltage Power Switching (12V/48V Server Bus, VRM)
This scenario focuses on the highest current paths where conduction loss dominates, requiring minimal Rds(on).
Recommended Model: VBN1105 (Single-N, 100V, 100A, TO-262)
Parameter Advantages: Trench technology achieves an ultra-low Rds(on) of 9mΩ (at 10V). An exceptional continuous current rating of 100A handles severe load currents. The 100V rating is well-suited for 48V bus applications with margin.
Adaptation Value: Perfect for synchronous rectification in high-current DC-DC converters, server 12V/48V bus distribution switches, and high-power point-of-load (POL) converters. Drastically reduces I²R losses, directly lowering energy waste and thermal load.
Selection Notes: Requires meticulous attention to PCB copper area and layout to minimize parasitic resistance and inductance. A robust gate drive is necessary for fast switching. Thermal management via PCB pours or a heatsink is essential.
(C) Scenario 3: High-Efficiency Power Conversion Modules (High-Frequency 48V-12V/5V Converters)
This scenario demands devices that excel in both conduction and switching performance for high-frequency, efficient conversion.
Recommended Model: VBGQE11506 (Single-N, 150V, 100A, DFN8x8)
Parameter Advantages: SGT (Shielded Gate Trench) technology delivers an outstandingly low Rds(on) of 5.7mΩ combined with excellent switching figures (low Qg, Coss). The 150V rating is optimal for 48V-12V intermediate bus converters (IBCs). The DFN8x8 package offers low parasitic inductance and good thermal performance in a compact footprint.
Adaptation Value: Enables the design of ultra-high-efficiency, high-power-density IBCs and LLC resonant converters. Facilitates switching frequencies in the several hundred kHz range, allowing for magnetics size reduction and higher system power density.
Selection Notes: The DFN package requires a carefully designed PCB thermal pad with abundant vias to an internal plane for heat dissipation. High-speed gate drive design is critical to leverage its fast switching capability.
III. System-Level Design Implementation Points
(A) Drive Circuit Design: Matching Device Characteristics
VBP16R64SFD: Pair with isolated gate driver ICs (e.g., Si823x) with adequate drive current. Implement miller clamp functionality to prevent parasitic turn-on.
VBN1105: Use high-current, low-impedance gate drivers placed very close to the device. Optimize gate loop inductance.
VBGQE11506: Employ drivers optimized for high-speed switching. Use a small gate resistor to minimize switching times, balanced against EMI concerns.
(B) Thermal Management Design: Tiered and Aggressive Cooling
VBP16R64SFD & VBN1105: Mandatory use of aluminum heatsinks. Apply thermal interface material (TIM) properly. Consider forced air cooling from system fans.
VBGQE11506: Implement a large, multi-via thermal pad on the PCB connected to internal ground/power planes. Use thick copper (≥2oz). System airflow should be directed over the PCB area.
General: Implement NTC thermistors for temperature monitoring. Design control algorithms for fan speed modulation based on MOSFET temperature.
(C) EMC and Reliability Assurance
EMC Suppression: Use snubber circuits (RC/RCD) across drain-source for high-voltage switches (VBP16R64SFD). Employ low-ESR decoupling capacitors very close to the drain and source pins of high-current devices (VBN1105, VBGQE11506). Implement proper input EMI filtering for each power stage.
Reliability Protection:
Derating: Adhere to strict derating guidelines (e.g., voltage ≤80% of rating, current derated based on case temperature).
Overcurrent Protection: Implement hardware-based desaturation detection for VBP16R64SFD. Use precision shunt resistors or inductor DCR sensing for VBN1105/VBGQE11506 circuits.
Overvoltage/Transient Protection: Utilize TVS diodes on gate pins and bus voltages. Implement Vds clamping circuits.
IV. Scheme Core Value and Optimization Suggestions
(A) Core Value
Maximized Energy Efficiency: Directly contributes to lower PUE by minimizing conversion losses across the power chain, potentially reducing facility energy consumption by 2-5%.
Enhanced Power Density and Scalability: The combination of high-performance devices enables smaller, more efficient power shelves, supporting higher compute density per rack.
Superior Reliability for Critical Infrastructure: Selected devices with robust ratings and recommended protection schemes ensure the high availability required for 24/7/365 AI data center operation.
(B) Optimization Suggestions
For Higher Voltage/Medium Power: Use VBMB195R09 (950V) for 3-phase AC input stages or boost PFC.
For Space-Constrained, High-Current Apps: Consider VBQF1104N (100V, 21A, DFN8) for distributed POL converters on server boards.
For Redundant Power Bus Control: Utilize VBA2309B (P-MOS, SOP8) for high-side switching in OR-ing controllers, saving space.
Integration Path: Explore power stage modules that integrate drivers and MOSFETs (like VBGQE11506 with a driver) to further simplify design and improve performance.

Detailed Scenario Topology Diagrams

Scenario 1: High-Voltage Distribution & PSU Primary Side Topology

graph LR subgraph "High-Voltage Input Stage" A["Three-Phase 480VAC Input"] --> B["EMI Filter"] B --> C["Three-Phase Rectifier"] C --> D["HVDC Bus: 380V/400V"] end subgraph "High-Voltage Switching & Protection" D --> E["Bus Switch Node"] E --> F["VBP16R64SFD
600V/64A"] F --> G["PSU Input
380VDC"] H["Gate Driver
(Isolated)"] --> I["Miller Clamp Circuit"] I --> F G -->|Voltage Feedback| J["PFC Controller"] end subgraph "PSU Active PFC Stage" G --> K["PFC Inductor"] K --> L["PFC Switching Node"] L --> M["VBP16R64SFD
600V/64A"] M --> N["Intermediate DC Bus
~400VDC"] O["PFC Controller"] --> P["Gate Driver"] P --> M N -->|Current Sensing| O end subgraph "PSU LLC Primary Side" N --> Q["LLC Resonant Tank"] Q --> R["Transformer Primary"] R --> S["LLC Switching Node"] S --> T["VBP16R64SFD
600V/64A"] T --> U["Primary Ground"] V["LLC Controller"] --> W["Gate Driver"] W --> T end style F fill:#e8f5e8,stroke:#4caf50,stroke-width:2px style M fill:#e8f5e8,stroke:#4caf50,stroke-width:2px style T fill:#e8f5e8,stroke:#4caf50,stroke-width:2px

Scenario 2: High-Current Low-Voltage Power Switching Topology

graph LR subgraph "Synchronous Rectification Stage" A["Transformer Secondary"] --> B["SR Switching Node"] subgraph "Synchronous Rectification Bridge" Q_SR_H["VBN1105
100V/100A
9mΩ"] Q_SR_L["VBN1105
100V/100A
9mΩ"] end B --> Q_SR_H Q_SR_H --> C["Output Filter Inductor"] C --> D["Output Capacitors"] D --> E["12V/48V Output Bus"] B --> Q_SR_L Q_SR_L --> F["Output Ground"] G["SR Controller"] --> H["High-Current Gate Driver"] H --> Q_SR_H H --> Q_SR_L end subgraph "Server Bus Distribution" E --> I["Bus Distribution Node"] subgraph "Bus Distribution Switches" Q_BUS1["VBN1105
100V/100A"] Q_BUS2["VBN1105
100V/100A"] Q_BUS3["VBN1105
100V/100A"] end I --> Q_BUS1 I --> Q_BUS2 I --> Q_BUS3 Q_BUS1 --> J["Server Rack 1
12V Rail"] Q_BUS2 --> K["Server Rack 2
12V Rail"] Q_BUS3 --> L["Cooling System
48V Rail"] M["Load Management IC"] --> N["Switch Control Signals"] N --> Q_BUS1 N --> Q_BUS2 N --> Q_BUS3 end subgraph "Current Monitoring" O["Precision Shunt Resistor"] --> P["Current Sense Amplifier"] P --> Q["ADC Input"] Q --> M end style Q_SR_H fill:#e3f2fd,stroke:#2196f3,stroke-width:2px style Q_BUS1 fill:#e3f2fd,stroke:#2196f3,stroke-width:2px

Scenario 3: High-Efficiency Power Conversion Module (IBC) Topology

graph LR subgraph "48V-12V Intermediate Bus Converter" A["48V Input Bus"] --> B["Input Filter"] B --> C["Switching Node"] subgraph "Half-Bridge Power Stage" Q_HIGH["VBGQE11506
150V/100A
5.7mΩ"] Q_LOW["VBGQE11506
150V/100A
5.7mΩ"] end C --> Q_HIGH Q_HIGH --> D["Transformer Primary"] D --> E["Resonant Capacitor"] E --> F["Switching Node Return"] F --> Q_LOW Q_LOW --> G["Primary Ground"] H["High-Frequency Transformer"] --> I["Secondary Side"] subgraph "Secondary Synchronous Rectification" Q_SR1["VBGQE11506
150V/100A"] Q_SR2["VBGQE11506
150V/100A"] end I --> J["SR Switching Node"] J --> Q_SR1 Q_SR1 --> K["Output Filter"] K --> L["12V Output Bus"] J --> Q_SR2 Q_SR2 --> M["Output Ground"] end subgraph "Control & Gate Driving" N["Digital Controller
(DSP/MCU)"] --> O["High-Speed Gate Driver"] O --> Q_HIGH O --> Q_LOW P["SR Controller"] --> Q["Synchronous Driver"] Q --> Q_SR1 Q --> Q_SR2 L -->|Voltage Feedback| N R["Current Sense Transformer"] --> S["Current Feedback"] S --> N end subgraph "Thermal Management Design" T["DFN8x8 Package"] --> U["PCB Thermal Pad"] U --> V["Multiple Thermal Vias"] V --> W["Internal Ground Plane"] X["System Airflow"] --> Y["Forced Air Cooling"] end style Q_HIGH fill:#fff3e0,stroke:#ff9800,stroke-width:2px style Q_SR1 fill:#fff3e0,stroke:#ff9800,stroke-width:2px
Download PDF document
Download now:VBP16R64SFD

Sample Req

Online

Telephone

400-655-8788

WeChat

Topping

Sample Req
Online
Telephone
WeChat