Specialty Vehicles

Your present location > Home page > Specialty Vehicles
Practical Design of the Power Chain for Autonomous Campus Shuttles: Balancing Integration, Efficiency, and Reliability
Autonomous Campus Shuttle Power Chain System Topology Diagram

Autonomous Campus Shuttle Power Chain System Overall Topology Diagram

graph LR %% Main Power Source & Distribution subgraph "High-Voltage Platform & Power Sources" HV_BATTERY["400V High-Voltage Battery"] --> AUX_POWER_UNIT["Auxiliary Power Unit (APU)"] HV_BATTERY --> TRACTION_DRIVE["Traction Motor Drive"] AUX_POWER_UNIT --> AUX_BUS["Auxiliary System Bus
48VDC"] end %% Power Conversion & Core Distribution subgraph "Core Power Distribution & Conversion" AUX_BUS --> PDU["Power Distribution Unit (PDU)"] subgraph "High-Current Power MOSFET Array" Q_DIST1["VBQA1603
60V/100A"] Q_DIST2["VBQA1603
60V/100A"] Q_DIST3["VBQA1603
60V/100A"] end PDU --> Q_DIST1 PDU --> Q_DIST2 PDU --> Q_DIST3 Q_DIST1 --> COMPUTE_BUS["12V Compute Bus"] Q_DIST2 --> SENSOR_BUS["12V/48V Sensor Bus"] Q_DIST3 --> PERIPHERAL_BUS["12V Peripheral Bus"] end %% Load Management & Control subgraph "Intelligent Load Management System" DOMAIN_CONTROLLER["Domain Controller MCU"] --> LEVEL_SHIFTER["Level Shifter Circuit"] subgraph "Load Switch MOSFET Array" SW_COMPUTE["VBQD1330U
Compute Control"] SW_LIDAR["VBQD1330U
LiDAR Power"] SW_RADAR["VBQD1330U
Radar Power"] SW_LIGHT["VBQD1330U
Lighting Control"] SW_USB["VBQD1330U
USB Ports"] SW_DISPLAY["VBQD1330U
Display Control"] end LEVEL_SHIFTER --> SW_COMPUTE LEVEL_SHIFTER --> SW_LIDAR LEVEL_SHIFTER --> SW_RADAR LEVEL_SHIFTER --> SW_LIGHT LEVEL_SHIFTER --> SW_USB LEVEL_SHIFTER --> SW_DISPLAY SW_COMPUTE --> AD_COMPUTE["Autonomous Drive Computer"] SW_LIDAR --> LIDAR_ARRAY["LiDAR Sensor Array"] SW_RADAR --> RADAR_SENSORS["Radar Sensors"] SW_LIGHT --> VEHICLE_LIGHTS["Interior/Exterior Lighting"] SW_USB --> PASSENGER_USB["Passenger USB Ports"] SW_DISPLAY --> INFO_DISPLAY["Passenger Info Display"] end %% Auxiliary Power Conversion subgraph "Auxiliary Inverter Stage" subgraph "DC-AC Inverter MOSFET" Q_INV1["VBL165R08S
650V/8A"] Q_INV2["VBL165R08S
650V/8A"] Q_INV3["VBL165R08S
650V/8A"] Q_INV4["VBL165R08S
650V/8A"] end AUX_BUS --> INVERTER_DRIVER["Inverter Gate Driver"] INVERTER_DRIVER --> Q_INV1 INVERTER_DRIVER --> Q_INV2 INVERTER_DRIVER --> Q_INV3 INVERTER_DRIVER --> Q_INV4 Q_INV1 --> AC_OUTPUT["AC Output
(HVAC, Pumps)"] Q_INV2 --> AC_OUTPUT Q_INV3 --> AC_OUTPUT Q_INV4 --> AC_OUTPUT end %% Protection & Monitoring subgraph "System Protection & Monitoring" subgraph "EMC Filtering & Protection" EMI_FILTER["EMI Filter Network"] DECOUPLING_CAPS["Local Decoupling Capacitors"] SHIELDING["Shielded Enclosures"] TVS_ARRAY["TVS Protection Diodes"] RC_SNUBBERS["RC Snubber Circuits"] end subgraph "Fault Detection" CURRENT_SENSE["Current Sensing Circuits"] TEMP_SENSORS["Temperature Sensors"] FAULT_LATCH["Fault Detection Logic"] end CURRENT_SENSE --> DOMAIN_CONTROLLER TEMP_SENSORS --> DOMAIN_CONTROLLER FAULT_LATCH --> DOMAIN_CONTROLLER DOMAIN_CONTROLLER --> ISOLATION_SIGNAL["Fault Isolation Signal"] ISOLATION_SIGNAL --> SW_COMPUTE ISOLATION_SIGNAL --> SW_LIDAR ISOLATION_SIGNAL --> SW_RADAR end %% Thermal Management subgraph "Two-Level Thermal Management" subgraph "Level 1: Forced Air Cooling" HEATSINK_FANS["Heatsink with Fans"] --> Q_INV1 HEATSINK_FANS --> Q_DIST1 end subgraph "Level 2: Conduction/Natural Cooling" PCB_COPPER["PCB Thermal Copper"] --> SW_COMPUTE PCB_COPPER --> SW_LIDAR PCB_COPPER --> DOMAIN_CONTROLLER end TEMP_CONTROLLER["Thermal Management Controller"] --> FAN_PWM["Fan PWM Control"] FAN_PWM --> COOLING_FANS["Cooling Fans"] end %% Communication Network DOMAIN_CONTROLLER --> CAN_TRANS["CAN Transceiver"] CAN_TRANS --> VEHICLE_BUS["Vehicle CAN Bus"] DOMAIN_CONTROLLER --> ETHERNET_SW["Ethernet Switch"] ETHERNET_SW --> SENSOR_NETWORK["Sensor Network"] %% Style Definitions style Q_INV1 fill:#e8f5e8,stroke:#4caf50,stroke-width:2px style Q_DIST1 fill:#e3f2fd,stroke:#2196f3,stroke-width:2px style SW_COMPUTE fill:#fff3e0,stroke:#ff9800,stroke-width:2px style DOMAIN_CONTROLLER fill:#fce4ec,stroke:#e91e63,stroke-width:2px

As autonomous campus shuttles evolve towards higher passenger capacity, extended operational uptime, and greater system reliability, their internal power distribution and management systems are no longer simple wiring harnesses. Instead, they are the core enablers of vehicle availability, sensor/compute stability, and total cost of ownership. A well-designed power chain is the physical foundation for these vehicles to achieve seamless 24/7 operation, efficient energy use, and robust durability in all weather conditions.
However, building such a chain presents unique challenges: How to power high-performance compute units and numerous sensors with minimal voltage ripple and high efficiency? How to ensure the long-term reliability of power devices in compact, thermally constrained enclosures? How to intelligently manage power sequencing and fault isolation for autonomous systems? The answers lie within every engineering detail, from the selection of key components to system-level integration.
I. Three Dimensions for Core Power Component Selection: Coordinated Consideration of Voltage, Current, and Topology
1. Main Auxiliary Inverter/DC-AC Power Supply MOSFET: The Core of System Stability
The key device is the VBL165R08S (650V/8A/TO263, SJ-MOSFET).
Voltage Stress Analysis: Campus shuttles often use a 400V or lower high-voltage platform for traction and auxiliary systems. A 650V-rated device provides ample margin for bus voltage spikes, especially when regenerative braking is active. The TO263 (D2PAK) package offers a robust footprint for PCB mounting with good thermal performance to the board, suitable for the compact e-drive or auxiliary power unit (APU) enclosure.
Dynamic Characteristics and Loss Optimization: The Super Junction Multi-EPI technology offers a favorable balance between switching loss and conduction loss (RDS(on) of 540mΩ). For auxiliary inverters powering AC loads or specific motor drives, this low RDS(on) is crucial for maintaining efficiency at typical switching frequencies. Its fast switching capability also contributes to higher power density.
Thermal Design Relevance: The package's exposed pad allows for efficient heat transfer to the PCB. Thermal management must ensure the case temperature remains within limits during continuous operation of the APU, calculated via Tj = Tc + (I² RDS(on) + P_sw) Rθjc.
2. High-Current, Low-Voltage Distribution MOSFET: The Backbone of Sensor and Compute Power
The key device selected is the VBQA1603 (60V/100A/DFN8(5x6), Trench MOSFET).
Efficiency and Power Density Enhancement: The autonomous drive system's core computer, LiDAR, and radar arrays demand a stable, high-current, low-voltage (e.g., 12V or 48V) bus. This device, with an ultra-low RDS(on) of 3mΩ (at 10V VGS), minimizes conduction loss in power distribution paths, switches, or point-of-load converters. The compact DFN8(5x6) package achieves an exceptional current density, saving crucial space in the centralized power distribution unit (PDU).
Vehicle Environment Adaptability: The low threshold voltage (Vth=3V) ensures robust turn-on with standard logic-level drivers from the vehicle's domain controller. The advanced Trench technology provides stable performance across the shuttle's operational temperature range.
Drive and Protection Design Points: Given the high current capability, gate drive integrity and short-circuit protection are paramount. A dedicated driver with desaturation detection is recommended. PCB design must utilize thick copper and multiple vias to handle the current without excessive heating.
3. Load Management and Peripheral Control MOSFET: The Execution Unit for Intelligent Power Sequencing
The key device is the VBQD1330U (30V/6A/DFN8(3x2)-B, Trench MOSFET).
Typical Load Management Logic: Used for precise on/off control and PWM dimming of peripheral systems: lighting (interior/exterior), USB ports, passenger information displays, and low-power sensors. Enables intelligent power sequencing—ensuring compute and perception systems boot first before enabling non-critical loads. It can also be used in hot-swap circuits or as a protection switch for communication modules.
PCB Layout and Reliability: The tiny DFN8(3x2)-B package is ideal for space-constrained domain controller or zone controller PCBs. Its low RDS(on) (30mΩ at 10V VGS) ensures minimal voltage drop when controlling several amps. Heat is managed through a thermal pad connected to a dedicated PCB copper area. Its logic-level gate drive (Vth=1.7V) allows direct control from microcontrollers without a level shifter.
II. System Integration Engineering Implementation
1. Tiered Thermal Management Architecture
A two-level cooling system is typically sufficient for shuttles.
Level 1: Forced Air Cooling targets the main APU inverter (housing the VBL165R08S) and the high-current PDU (housing the VBQA1603). Heatsinks with dedicated fans manage heat based on load.
Level 2: Conduction/Natural Cooling is used for distributed load switches like the VBQD1330U on controller boards, relying on internal PCB copper layers and connection to the housing or a thermal interface material.
Implementation Methods: Mount TO-263 and DFN8(5x6) devices on aluminium heatsinks with appropriate thermal pads. Design airflow in the electrical compartment to first cool high-heat components. Implement solid ground planes and thermal relief under all DFN packages on PCBs.
2. Electromagnetic Compatibility (EMC) and Signal Integrity Design
Conducted and Radiated EMI Suppression: The high di/dt from the VBQA1603 and VBL165R08S must be contained. Use local ceramic decoupling capacitors very close to the drain and source pins. Employ shielded cables for all sensor power and data lines. Enclose the PDU and APU in shielded metal boxes.
Signal Integrity for Autonomy: Clean power is critical. Use the VBQD1330U as a local filter/switch near sensors to isolate noise. Implement strict separation of analog sensor power rails from digital noisy rails. Use ferrite beads on power lines feeding sensitive perception equipment.
3. Reliability and Functional Safety Enhancement
Electrical Stress Protection: Implement TVS diodes on all external connector pins. Use RC snubbers across inductive loads (lights, small motors). Ensure all MOSFETs have appropriate gate-source resistors for stability.
Fault Diagnosis and Isolation: Implement current sensing on all major power rails controlled by devices like VBQA1603 and VBQD1330U. The domain controller should monitor these for overcurrent and open-circuit faults, allowing it to isolate faulty subsystems (e.g., a single LiDAR) without shutting down the entire vehicle, aligning with ASIL-B/C safety goals.
III. Performance Verification and Testing Protocol
1. Key Test Items and Standards
System Efficiency and Voltage Ripple Test: Measure efficiency of the APU and voltage ripple on the compute/sensor bus under a simulated "campus loop" duty cycle. Ripple must be within specifications of the AD compute unit.
Thermal Cycling and Vibration Test: Perform from -20°C to +65°C (wider range for specific markets) with vibration profiles simulating paved campus roads to validate solder joint and mechanical integrity.
EMC and Communication Robustness Test: Must meet CISPR 25 Class limits. Critically, test for no interference with key communication buses (CAN FD, Ethernet) and perception sensors (especially radar).
Power Sequencing and Fault Injection Test: Verify all controlled loads power on/off in the correct sequence. Inject faults (short circuit, overcurrent) to validate protection and isolation responses.
2. Design Verification Example
Test data from a 20-seater autonomous shuttle (Auxiliary System Bus: 48VDC, Compute Bus: 12VDC) shows:
APU (using VBL165R08S) efficiency >94% at rated 2kW output.
Voltage ripple on the 12V compute bus (supplied via a converter using VBQA1603) <50mV under dynamic load.
Key Point Temperature Rise: VBQA1603 case temperature <65°C during simultaneous full compute and sensor load.
All load switches (VBQD1330U) successfully passed 10,000 cycle endurance tests.
IV. Solution Scalability
1. Adjustments for Different Shuttle Sizes and Autonomy Levels
Small People Movers (<8 passengers): May use a single, integrated power unit. The VBMB16R18S (600V/18A/TO220F) could be an alternative for a combined traction/APU system in very compact designs.
Medium/Large Shuttles (10-20 passengers): The proposed three-tier architecture is ideal. For higher auxiliary power, multiple VBQA1603 can be paralleled.
High-Redundancy Configurations: Duplicate critical power paths (e.g., for perception) using separate VBQD1330U switches, controlled by different domain controllers for fail-operational requirements.
2. Integration of Cutting-Edge Technologies
Intelligent Power Management (IPM): Deep integration with the vehicle's software stack allows predictive power mode shifts based on route data (e.g., reducing non-essential loads before a steep incline).
Silicon Carbide (SiC) Technology Roadmap:
Phase 1 (Current): Mainstream SJ-MOSFET (VBL165R08S) and Trench MOSFET solution for balance of cost and performance.
Phase 2 (Next 1-3 years): Introduce SiC MOSFETs in the main APU for shuttles with high-power HVAC or advanced computing, improving efficiency and reducing cooling needs.
Zonal Power Distribution: Evolution towards zonal architecture, where devices like the VBQD1330U and VBQA1603 are deployed in local zone controllers, reducing wiring harness weight and complexity.
Conclusion
The power chain design for autonomous campus shuttles is a critical systems engineering task, balancing the constraints of compact space, impeccable power quality for sensitive electronics, functional safety, and cost. The tiered optimization scheme proposed—employing high-voltage MOSFETs for efficient auxiliary conversion, ultra-low-RDS(on) MOSFETs for stable high-current distribution, and highly integrated switches for intelligent load control—provides a clear path for developing reliable and efficient autonomous people movers.
As shuttle autonomy levels increase, power management will trend towards greater intelligence and zonal integration. Engineers must adhere to rigorous automotive-grade design and validation processes while leveraging this framework, preparing for future integration of SiC and advanced power management algorithms.
Ultimately, excellent power design in an autonomous shuttle is invisible. It doesn't drive the vehicle, but it creates the stable, reliable electrical foundation upon which the autonomy stack operates flawlessly, ensuring passenger safety, vehicle uptime, and efficient operation. This is the core value of robust power engineering in enabling the future of autonomous mobility.

Detailed Topology Diagrams

Auxiliary Inverter/DC-AC Power Supply MOSFET Topology Detail

graph LR subgraph "DC-AC Inverter Bridge Leg" A["48VDC Auxiliary Bus"] --> B["Gate Driver IC"] B --> C["VBL165R08S
650V/8A SJ-MOSFET"] C --> D["High-Side Switch Node"] D --> E["Output Filter Inductor"] E --> F["AC Output Load
(HVAC, Pump)"] G["VBL165R08S
650V/8A SJ-MOSFET"] --> H["Low-Side Switch Node"] H --> I["Ground Reference"] B --> G D --> G end subgraph "Thermal Management & Protection" J["Thermal Pad"] --> K["PCB Heat Spreader"] K --> L["Aluminum Heatsink"] M["Rθjc Calculation"] --> N["Temperature Monitoring"] O["RC Snubber"] --> C O --> G P["TVS Protection"] --> B end style C fill:#e8f5e8,stroke:#4caf50,stroke-width:2px style G fill:#e8f5e8,stroke:#4caf50,stroke-width:2px

High-Current Low-Voltage Distribution MOSFET Topology Detail

graph LR subgraph "High-Current Power Distribution Path" A["48V Auxiliary Bus"] --> B["VBQA1603
60V/100A Trench MOSFET"] B --> C["Thick Copper PCB Trace"] C --> D["Output Current Sense"] D --> E["12V Compute Bus"] F["Gate Driver with Desat Detection"] --> B G["Domain Controller"] --> F D --> G end subgraph "Parallel Configuration for Higher Current" H["48V Auxiliary Bus"] --> I["Current Balancing Resistors"] I --> J["VBQA1603
Parallel Group 1"] I --> K["VBQA1603
Parallel Group 2"] J --> L["Combined Output Node"] K --> L L --> M["High-Current Load
(Compute Cluster)"] end subgraph "PCB Layout & Thermal Design" N["DFN8(5x6) Package"] --> O["Exposed Thermal Pad"] O --> P["Multiple Thermal Vias"] P --> Q["Inner Ground Plane"] R["Copper Pour Area"] --> S["2oz Copper Thickness"] end style B fill:#e3f2fd,stroke:#2196f3,stroke-width:2px style J fill:#e3f2fd,stroke:#2196f3,stroke-width:2px

Load Management & Peripheral Control MOSFET Topology Detail

graph LR subgraph "Intelligent Load Switch Channel" A["Domain Controller GPIO"] --> B["VBQD1330U
30V/6A Trench MOSFET"] B --> C["Load Connection Point"] C --> D["Peripheral Device
(LiDAR, Lights, USB)"] E["12V Peripheral Bus"] --> F["Current Limit Circuit"] F --> B G["Fault Feedback"] --> A C --> G end subgraph "Power Sequencing Control" H["Power Sequence Controller"] --> I["Enable Signal 1"] H --> J["Enable Signal 2"] H --> K["Enable Signal 3"] I --> L["VBQD1330U
(Compute Power)"] J --> M["VBQD1330U
(Sensor Power)"] K --> N["VBQD1330U
(Peripheral Power)"] L --> O["Autonomous Computer"] M --> P["Perception Sensors"] N --> Q["Passenger Systems"] end subgraph "Thermal & PCB Design" R["DFN8(3x2)-B Package"] --> S["Thermal Pad Connection"] S --> T["PCB Copper Area"] U["Logic-Level Gate Drive"] --> V["Direct MCU Control"] end style B fill:#fff3e0,stroke:#ff9800,stroke-width:2px style L fill:#fff3e0,stroke:#ff9800,stroke-width:2px

Thermal Management & EMC Protection Topology Detail

graph LR subgraph "Two-Level Cooling Architecture" subgraph "Level 1: Forced Air Cooling" A["Aluminum Heatsink"] --> B["Cooling Fans"] B --> C["VBL165R08S MOSFET Array"] B --> D["VBQA1603 MOSFET Array"] E["Temperature Sensor"] --> F["Thermal Controller"] F --> B end subgraph "Level 2: Conduction/Natural Cooling" G["PCB Thermal Layers"] --> H["VBQD1330U Load Switches"] G --> I["Control ICs"] J["Thermal Interface Material"] --> K["Enclosure Wall"] end end subgraph "EMC & Signal Integrity Design" subgraph "EMI Suppression" L["Ceramic Decoupling Capacitors"] --> M["Power MOSFET Pins"] N["Shielded Cables"] --> O["Sensor Connections"] P["Ferrite Beads"] --> Q["Sensitive Power Rails"] R["Metal Shielded Enclosures"] --> S["PDU & APU Units"] end subgraph "Power Integrity" T["Analog Power Rails"] --> U["LC Filter Network"] V["Digital Power Rails"] --> W["Separate Ground Planes"] X["Voltage Ripple <50mV"] --> Y["Compute Bus Specification"] end end subgraph "Reliability & Safety Features" subgraph "Electrical Protection" Z["TVS Diodes"] --> AA["External Connectors"] AB["RC Snubbers"] --> AC["Inductive Loads"] AD["Gate-Source Resistors"] --> AE["MOSFET Stability"] end subgraph "Fault Management" AF["Current Sensing"] --> AG["Comparator Circuit"] AG --> AH["Fault Latch"] AH --> AI["Isolation Command"] AI --> AJ["Load Switch Control"] end end style C fill:#e8f5e8,stroke:#4caf50,stroke-width:2px style D fill:#e3f2fd,stroke:#2196f3,stroke-width:2px style H fill:#fff3e0,stroke:#ff9800,stroke-width:2px
Download PDF document
Download now:VBL165R08S

Sample Req

Online

Telephone

400-655-8788

WeChat

Topping

Sample Req
Online
Telephone
WeChat