Energy Management

Your present location > Home page > Energy Management
Smart Data Center UPS Bypass System Power MOSFET Selection Solution: High-Availability and High-Power Density Power Switching System Adaptation Guide
Smart Data Center UPS Bypass System Topology Diagram

Smart Data Center UPS Bypass System Overall Topology Diagram

graph LR %% Main Power Path Section subgraph "Main Power Path & Paralleling (Ultra-Low Loss Core)" MAIN_UTILITY["Utility Mains
3-Phase 380VAC"] --> INPUT_CB["Input Circuit Breaker"] INPUT_CB --> UPS_INVERTER["UPS Inverter Output"] INPUT_CB --> BYPASS_PATH["Bypass Static Switch Path"] subgraph "Main DC Bus Switching" Q_MAIN1["VBN1302
30V/150A"] Q_MAIN2["VBN1302
30V/150A"] Q_MAIN3["VBN1302
30V/150A"] end UPS_INVERTER --> Q_MAIN1 UPS_INVERTER --> Q_MAIN2 UPS_INVERTER --> Q_MAIN3 BYPASS_PATH --> Q_MAIN1 BYPASS_PATH --> Q_MAIN2 BYPASS_PATH --> Q_MAIN3 Q_MAIN1 --> DC_BUS["Main DC Bus
~540VDC"] Q_MAIN2 --> DC_BUS Q_MAIN3 --> DC_BUS DC_BUS --> LOAD["Data Center Load"] end %% Three-Phase Bypass Static Switch Section subgraph "Three-Phase Bypass Static Switch Arm (High-Voltage Power)" subgraph "Phase A Switching" Q_PHA_H["VBM19R11S
900V/11A"] Q_PHA_L["VBM19R11S
900V/11A"] end subgraph "Phase B Switching" Q_PHB_H["VBL18R06SE
800V/6A"] Q_PHB_L["VBL18R06SE
800V/6A"] end subgraph "Phase C Switching" Q_PHC_H["VBM19R11S
900V/11A"] Q_PHC_L["VBM19R11S
900V/11A"] end UTILITY_A["Utility Phase A"] --> Q_PHA_H UTILITY_B["Utility Phase B"] --> Q_PHB_H UTILITY_C["Utility Phase C"] --> Q_PHC_H INVERTER_A["Inverter Phase A"] --> Q_PHA_L INVERTER_B["Inverter Phase B"] --> Q_PHB_L INVERTER_C["Inverter Phase C"] --> Q_PHC_L Q_PHA_H --> SW_OUT_A["Switched Output Phase A"] Q_PHA_L --> SW_OUT_A Q_PHB_H --> SW_OUT_B["Switched Output Phase B"] Q_PHB_L --> SW_OUT_B Q_PHC_H --> SW_OUT_C["Switched Output Phase C"] Q_PHC_L --> SW_OUT_C SW_OUT_A --> LOAD SW_OUT_B --> LOAD SW_OUT_C --> LOAD end %% Control & Redundancy Section subgraph "Control, Redundancy & Auxiliary Power Switching" BSCU["Bypass System Control Unit"] --> GATE_DRV_MAIN["Main Path Driver"] GATE_DRV_MAIN --> Q_MAIN1 GATE_DRV_MAIN --> Q_MAIN2 GATE_DRV_MAIN --> Q_MAIN3 BSCU --> GATE_DRV_HV["High-Voltage Isolated Driver"] GATE_DRV_HV --> Q_PHA_H GATE_DRV_HV --> Q_PHB_H GATE_DRV_HV --> Q_PHC_H subgraph "Dual-Channel Logic Control" Q_REDUNDANT1["VBA3316SA Ch1
30V/6.8A"] Q_REDUNDANT2["VBA3316SA Ch2
30V/6.8A"] end BSCU --> Q_REDUNDANT1 BSCU --> Q_REDUNDANT2 Q_REDUNDANT1 --> FAN_SYSTEM["Redundant Fan System"] Q_REDUNDANT2 --> AUX_POWER["Auxiliary Power Enable"] subgraph "Monitoring & Protection" TEMP_SENSOR["Temperature Sensor"] CURRENT_SENSE["Current Sensing"] VOLTAGE_MON["Voltage Monitoring"] SNUBBER_RC["RC Snubber Circuits"] TVS_MOV["TVS/MOV Protection"] end TEMP_SENSOR --> BSCU CURRENT_SENSE --> BSCU VOLTAGE_MON --> BSCU SNUBBER_RC --> Q_PHA_H TVS_MOV --> UTILITY_A end %% Thermal Management Section subgraph "Graded Thermal Management" COOLING_LEVEL1["Level 1: Heatsink + TIM
Main Path MOSFETs"] COOLING_LEVEL2["Level 2: Forced Air Cooling
High-Voltage MOSFETs"] COOLING_LEVEL3["Level 3: PCB Thermal Design
Control ICs"] COOLING_LEVEL1 --> Q_MAIN1 COOLING_LEVEL2 --> Q_PHA_H COOLING_LEVEL3 --> BSCU end %% Communication & Monitoring BSCU --> SYSTEM_MONITOR["System Health Monitor"] BSCU --> DATA_CENTER_BUS["Data Center Management Bus"] SYSTEM_MONITOR --> PREDICTIVE_MAINT["Predictive Maintenance System"] %% Style Definitions style Q_MAIN1 fill:#e8f5e8,stroke:#4caf50,stroke-width:2px style Q_PHA_H fill:#e3f2fd,stroke:#2196f3,stroke-width:2px style Q_REDUNDANT1 fill:#fff3e0,stroke:#ff9800,stroke-width:2px style BSCU fill:#fce4ec,stroke:#e91e63,stroke-width:2px

With the exponential growth of global data processing and storage demands, the Uninterruptible Power Supply (UPS) system serves as the critical lifeline for data centers. Its Bypass Static Switch, functioning as the "safety muscle" for power continuity, must execute seamless, reliable, and ultra-fast transfers between utility mains and inverter output during maintenance or fault conditions. The selection of power MOSFETs directly determines the system's switching speed, conduction loss, power density, and, most critically, the reliability and availability of the entire power chain. Addressing the stringent requirements of Tier IV/V data centers for zero downtime, high efficiency, and robust operation, this article centers on scenario-based adaptation to reconstruct the power MOSFET selection logic for the UPS bypass system, providing an optimized solution ready for direct implementation.
I. Core Selection Principles and Scenario Adaptation Logic
Core Selection Principles
Sufficient Voltage & Current Margin: For typical 3-phase 380VAC systems (rectified DC bus ~540VDC+), MOSFET voltage ratings must withstand line transients and switching spikes with a safety margin ≥50%. Current ratings must handle full-load and inrush currents with significant derating.
Ultra-Low Loss Priority: Prioritize devices with minimal on-state resistance (Rds(on)) to minimize conduction losses, which dominate in continuously conducting bypass paths. Switching performance (Qg, Qgd) is also critical for fast transfer sequences.
Rugged Package & Thermal Performance: Select packages like TO-220, TO-263, or D²PAK that offer excellent thermal conductivity and mechanical robustness for high-power dissipation, often requiring heatsinks.
Maximum Reliability & Ruggedness: Designed for 7x24 operation with mission-critical reliability. Devices must exhibit high avalanche energy rating, strong body diode robustness, and excellent stability over temperature.
Scenario Adaptation Logic
Based on the functional blocks within a high-end UPS Bypass Static Switch, MOSFET applications are divided into three primary scenarios: Main Power Path & Paralleling (Ultra-Low Loss Core), Phase Leg Switching (High-Voltage Handling), and Control & Redundancy Logic (Multi-Channel Management). Device parameters and characteristics are matched accordingly.
II. MOSFET Selection Solutions by Scenario
Scenario 1: Main Power Path Switching & Paralleling (Per Phase) – Ultra-Low Loss Core Device
Recommended Model: VBN1302 (Single-N, 30V, 150A, TO-262)
Key Parameter Advantages: Exceptionally low Rds(on) of 2.0mΩ @ 10V Vgs, enabling unmatched conduction loss reduction. A continuous current rating of 150A provides massive headroom for high-current paths, facilitating multi-device parallel connection for megawatt-scale systems.
Scenario Adaptation Value: The ultra-low Rds(on) is pivotal for the efficiency of the static bypass path, minimizing heat generation and energy waste. The TO-262 package is ideal for direct mounting on a large heatsink or busbar, ensuring stable thermal performance under continuous full-load current. Its parameters enable robust parallel operation for current sharing in very high-power designs.
Applicable Scenarios: Main DC bus switching, static bypass switch arm for each phase, and paralleled modules for current sharing in high-power density UPS units.
Scenario 2: Three-Phase Bypass Static Switch Arm – High-Voltage Power Device
Recommended Model: VBL18R06SE (Single-N, 800V, 6A, TO-263) & VBM19R11S (Single-N, 900V, 11A, TO-220)
Key Parameter Advantages: VBL18R06SE offers an 800V rating with Rds(on) of 750mΩ using SJ Deep-Trench technology. VBM19R11S provides a higher 900V/11A rating with 580mΩ Rds(on) using SJ Multi-EPI tech, suitable for demanding line conditions.
Scenario Adaptation Value: Their high voltage ratings (800V/900V) safely accommodate the rectified high DC bus voltage and any line surges. The Super Junction (SJ) technology offers a superior trade-off between breakdown voltage and on-resistance. The TO-263 and TO-220 packages are industry-standard for high-voltage power stages, facilitating excellent isolation and heatsink mounting.
Applicable Scenarios: Core switching elements in the AC static switch for each phase leg, directly interfacing with utility mains and inverter output.
Scenario 3: Control, Redundancy & Auxiliary Power Switching – Logic-Level Multi-Channel Device
Recommended Model: VBA3316SA (Dual-N+N, 30V, 6.8A per Ch, SOP8)
Key Parameter Advantages: Integrates two independent 30V N-MOSFETs in one compact SOP8 package. Features a standard gate threshold (Vth 1-3V) and low Rds(on) (18mΩ @10V), easily driven by logic circuits.
Scenario Adaptation Value: The dual independent channels are perfect for controlling redundant circuits, fan modules, or auxiliary power supplies within the bypass module. The SOP8 package saves significant PCB space in control sections. It enables intelligent sequencing, diagnostics, and N+1 redundancy control for fans or sensors.
Applicable Scenarios: Redundant fan control, auxiliary power rail enable/disable, diagnostic load switching, and general-purpose low-side switching in the Bypass System Control Unit (BSCU).
III. System-Level Design Implementation Points
Drive Circuit Design
VBN1302 (Paralleled): Requires a dedicated, powerful gate driver IC capable of sourcing/sinking high peak currents to manage the high total gate charge of paralleled devices. Individual gate resistors are mandatory for damping and preventing oscillation.
VBL18R06SE / VBM19R11S: Must be driven by isolated or high-side gate driver ICs with sufficient voltage offset capability. Attention to dv/dt immunity and Miller clamp protection is critical.
VBA3316SA: Can be driven directly by microcontroller GPIOs or logic gates via a small series resistor. Include pull-down resistors on each gate.
Thermal Management Design
Graded Strategy: VBN1302 and the high-voltage MOSFETs must be mounted on a dedicated heatsink with calculated thermal impedance. Use thermal interface material (TIM) of high quality.
Current Derating: Operate MOSFETs typically at ≤ 50-60% of their rated continuous current in a 40-50°C ambient inside the cabinet to ensure long-term reliability and a safe junction temperature margin.
PCB Layout: Use thick copper (≥2oz), multiple layers, and wide traces for high-current paths (VBN1302). Keep power and gate drive loops extremely short.
EMC and Reliability Assurance
Snubber & Protection: Implement RC snubbers across the drain-source of high-voltage MOSFETs to suppress voltage spikes during switching. Use MOVs and TVS diodes on AC lines for surge protection.
Body Diode Considerations: For the static bypass switch, the intrinsic body diode's reverse recovery characteristics are vital. Ensure the selected devices (VBL18R06SE, VBM19R11S) have soft recovery or consider external parallel SiC diodes for ultra-fast switching.
Monitoring: Integrate temperature sensors on the heatsink and current sensors (e.g., shunt resistors) in each phase for real-time health monitoring and predictive maintenance.
IV. Core Value of the Solution and Optimization Suggestions
The power MOSFET selection solution for high-end Data Center UPS Bypass Systems, based on scenario adaptation logic, achieves comprehensive coverage from mega-current main paths to high-voltage AC switching and intelligent control logic. Its core value is reflected in:
Ultra-High Efficiency and Power Density: Utilizing the VBN1302 with its revolutionary 2.0mΩ Rds(on) dramatically reduces conduction losses in the main current path, directly boosting system efficiency and reducing cooling requirements. This allows for higher power density cabinet design.
Uncompromising Safety and Availability: The high-voltage Super Junction MOSFETs (VBL18R06SE/VBM19R11S) provide a robust safety margin against line transients, ensuring the static switch can reliably close under any defined fault condition. The dual-channel VBA3316SA facilitates redundant control architectures, enhancing overall system availability.
Optimized System Cost and Reliability: This solution employs proven, mature trench and SJ technologies in standard packages, offering an optimal balance between performance, cost, and supply chain stability. The graded approach avoids over-engineering while meeting all critical performance thresholds, resulting in a cost-effective yet ultra-reliable design.
V. Conclusion
In the design of high-availability Data Center UPS Bypass Static Switches, power MOSFET selection is a cornerstone for achieving zero-interruption switching, high efficiency, and maximum reliability. The scenario-based selection solution proposed in this article, by precisely matching the stringent requirements of different functional blocks—from ultra-low loss conduction to high-voltage blocking and intelligent multi-channel control—provides a comprehensive, actionable technical reference for engineers. As data center power infrastructure evolves towards higher efficiency (Titanium Level), modularity, and predictive intelligence, the selection of power devices will increasingly focus on digital control interfaces, wider bandgap materials (like SiC for even higher efficiency), and integrated module solutions. The foundation laid by this optimized MOSFET selection strategy paves a solid hardware path for building the next generation of mission-critical, future-ready power protection systems.

Detailed Topology Diagrams

Main Power Path & Paralleling Topology Detail

graph LR subgraph "Ultra-Low Loss Main Path" A["Input Source
Utility/Inverter"] --> B["Current Sharing Busbar"] B --> C["VBN1302
30V/150A
Rds(on)=2.0mΩ"] B --> D["VBN1302
30V/150A
Rds(on)=2.0mΩ"] B --> E["VBN1302
30V/150A
Rds(on)=2.0mΩ"] C --> F["Main DC Bus"] D --> F E --> F F --> G["Data Center Load"] H["Powerful Gate Driver"] --> C H --> D H --> E I["Current Sense"] --> J["BSCU Controller"] end style C fill:#e8f5e8,stroke:#4caf50,stroke-width:2px

Three-Phase Bypass Static Switch Topology Detail

graph LR subgraph "Phase Leg Switching Topology" subgraph "Phase A High-Side Switch" A1["Utility Phase A"] --> Q1["VBM19R11S
900V/11A"] Q1 --> OUT_A["Output Phase A"] B1["Isolated Gate Driver"] --> Q1 end subgraph "Phase A Low-Side Switch" A2["Inverter Phase A"] --> Q2["VBM19R11S
900V/11A"] Q2 --> OUT_A B2["Isolated Gate Driver"] --> Q2 end subgraph "Phase B High-Side Switch" A3["Utility Phase B"] --> Q3["VBL18R06SE
800V/6A"] Q3 --> OUT_B["Output Phase B"] B3["Isolated Gate Driver"] --> Q3 end subgraph "Phase B Low-Side Switch" A4["Inverter Phase B"] --> Q4["VBL18R06SE
800V/6A"] Q4 --> OUT_B B4["Isolated Gate Driver"] --> Q4 end C["BSCU Controller"] --> B1 C --> B2 C --> B3 C --> B4 OUT_A --> LOAD["Critical Load"] OUT_B --> LOAD end style Q1 fill:#e3f2fd,stroke:#2196f3,stroke-width:2px style Q3 fill:#e3f2fd,stroke:#2196f3,stroke-width:2px

Control, Redundancy & Auxiliary Power Topology Detail

graph LR subgraph "Dual-Channel Intelligent Control" MCU["BSCU MCU"] --> LEVEL_SHIFTER["Level Shifter"] LEVEL_SHIFTER --> DUAL_MOS["VBA3316SA
Dual N-MOSFET"] subgraph DUAL_MOS ["VBG3638 Internal Structure"] direction LR GATE1[Channel 1 Gate] GATE2[Channel 2 Gate] DRAIN1[Channel 1 Drain] DRAIN2[Channel 2 Drain] SOURCE1[Channel 1 Source] SOURCE2[Channel 2 Source] end VCC_12V["12V Auxiliary"] --> DRAIN1 VCC_12V --> DRAIN2 SOURCE1 --> LOAD1["Redundant Fan #1"] SOURCE2 --> LOAD2["Auxiliary Power Enable"] LOAD1 --> GND LOAD2 --> GND end subgraph "System Monitoring Network" TEMP["NTC Temperature Sensor"] --> ADC["ADC Input"] CURRENT["Shunt Current Sense"] --> ADC VOLTAGE["Voltage Divider"] --> ADC ADC --> MCU MCU --> ALARM["Fault Alarm"] MCU --> LOGGING["System Logging"] end subgraph "Protection Circuits" RC_SNUBBER["RC Snubber"] --> HV_MOSFET["High-Voltage MOSFET"] TVS_ARRAY["TVS Array"] --> GATE_DRIVER["Gate Driver ICs"] MOV["MOV Surge Protector"] --> AC_INPUT["AC Input Lines"] end style DUAL_MOS fill:#fff3e0,stroke:#ff9800,stroke-width:2px style MCU fill:#fce4ec,stroke:#e91e63,stroke-width:2px
Download PDF document
Download now:VBA3316SA

Sample Req

Online

Telephone

400-655-8788

WeChat

Topping

Sample Req
Online
Telephone
WeChat