Energy Management

Your present location > Home page > Energy Management
Intelligent Power MOSFET Selection Solution for Data Center Emergency Power Supply Systems – Design Guide for High-Efficiency, Reliable, and Scalable Drive Systems
Data Center EPSS Power MOSFET System Topology Diagram

Data Center Emergency Power Supply System - Overall Power MOSFET Topology

graph LR %% Main Power Input Section subgraph "AC Input & PFC Stage (High Voltage)" AC_IN["Three-Phase 400VAC Input"] --> EMI_FILTER["EMI Filter & Protection"] EMI_FILTER --> RECT_BRIDGE["Three-Phase Rectifier Bridge"] RECT_BRIDGE --> PFC_INDUCTOR["PFC Boost Inductor"] PFC_INDUCTOR --> PFC_SW_NODE["PFC Switching Node"] subgraph "High-Voltage PFC MOSFET Array" Q_PFC1["VBFB18R11S
800V/11A
TO-251"] Q_PFC2["VBFB18R11S
800V/11A
TO-251"] end PFC_SW_NODE --> Q_PFC1 PFC_SW_NODE --> Q_PFC2 Q_PFC1 --> HV_DC_BUS["High Voltage DC Bus
600-700VDC"] Q_PFC2 --> HV_DC_BUS PFC_CONTROLLER["PFC Controller"] --> PFC_DRIVER["PFC Gate Driver"] PFC_DRIVER --> Q_PFC1 PFC_DRIVER --> Q_PFC2 end %% DC-DC Conversion Section subgraph "DC-DC Conversion & Battery Management (High Current)" HV_DC_BUS --> DC_DC_INPUT["DC-DC Converter Input"] subgraph "Primary Side Switching" Q_PRI_SW1["High-Voltage MOSFET
for LLC/Flyback"] Q_PRI_SW2["High-Voltage MOSFET
for LLC/Flyback"] end DC_DC_INPUT --> Q_PRI_SW1 Q_PRI_SW1 --> TRANSFORMER["High-Frequency Transformer"] Q_PRI_SW2 --> TRANSFORMER subgraph "Synchronous Rectification Stage" Q_SR1["VBED1806
80V/90A
LFPAK56"] Q_SR2["VBED1806
80V/90A
LFPAK56"] Q_SR3["VBED1806
80V/90A
LFPAK56"] Q_SR4["VBED1806
80V/90A
LFPAK56"] end TRANSFORMER --> SR_SW_NODE["Synchronous Rectification Node"] SR_SW_NODE --> Q_SR1 SR_SW_NODE --> Q_SR2 SR_SW_NODE --> Q_SR3 SR_SW_NODE --> Q_SR4 Q_SR1 --> OUTPUT_FILTER["Output Filter LC Network"] Q_SR2 --> OUTPUT_FILTER Q_SR3 --> OUTPUT_FILTER Q_SR4 --> OUTPUT_FILTER OUTPUT_FILTER --> LOW_VOLTAGE_BUS["48V/12V DC Bus"] subgraph "Battery Management" BATTERY_BANK["48V Battery Bank"] --> BATTERY_SWITCH["Battery Switch MOSFETs"] BATTERY_SWITCH --> LOW_VOLTAGE_BUS CHARGE_CONTROLLER["Charge Controller"] --> BATTERY_DRIVER["Battery Driver"] BATTERY_DRIVER --> BATTERY_SWITCH end end %% Load Distribution & Protection Section subgraph "Load Distribution & Protection Switching" LOW_VOLTAGE_BUS --> DISTRIBUTION_BUS["Load Distribution Bus"] subgraph "Intelligent Load Switches" SW_MAIN["VBGP1121N
120V/100A
TO-247
Main Distribution"] SW_SERVER1["VBGP1121N
120V/100A
TO-247
Server Rack 1"] SW_SERVER2["VBGP1121N
120V/100A
TO-247
Server Rack 2"] SW_COOLING["VBGP1121N
120V/100A
TO-247
Cooling System"] SW_UPS["VBGP1121N
120V/100A
TO-247
UPS Backup"] end DISTRIBUTION_BUS --> SW_MAIN DISTRIBUTION_BUS --> SW_SERVER1 DISTRIBUTION_BUS --> SW_SERVER2 DISTRIBUTION_BUS --> SW_COOLING DISTRIBUTION_BUS --> SW_UPS SW_MAIN --> LOAD_MAIN["Main Data Center Load"] SW_SERVER1 --> LOAD_SERVER1["Server Rack 1 Load"] SW_SERVER2 --> LOAD_SERVER2["Server Rack 2 Load"] SW_COOLING --> LOAD_COOLING["Cooling System Load"] SW_UPS --> LOAD_UPS["UPS System Load"] subgraph "Protection Circuits" CURRENT_SENSE["High-Precision Current Sensing"] OVERTEMP_PROT["Overtemperature Protection"] VOLTAGE_MONITOR["Voltage Monitoring"] FAULT_LATCH["Fault Latch Circuit"] end CURRENT_SENSE --> CONTROL_MCU OVERTEMP_PROT --> CONTROL_MCU VOLTAGE_MONITOR --> CONTROL_MCU FAULT_LATCH --> CONTROL_MCU end %% Control & Monitoring Section subgraph "System Control & Monitoring" CONTROL_MCU["Main Control MCU/Processor"] --> DRIVER_CONTROL["Driver Control Signals"] CONTROL_MCU --> TEMP_MONITOR["Temperature Monitoring"] CONTROL_MCU --> POWER_MONITOR["Power Monitoring"] DRIVER_CONTROL --> PFC_DRIVER DRIVER_CONTROL --> DC_DC_CONTROLLER["DC-DC Controller"] DRIVER_CONTROL --> BATTERY_DRIVER DRIVER_CONTROL --> LOAD_DRIVERS["Load Switch Drivers"] LOAD_DRIVERS --> SW_MAIN LOAD_DRIVERS --> SW_SERVER1 LOAD_DRIVERS --> SW_SERVER2 LOAD_DRIVERS --> SW_COOLING LOAD_DRIVERS --> SW_UPS CONTROL_MCU --> COMMUNICATION["Communication Interface"] COMMUNICATION --> NETWORK_MONITOR["Network Monitoring System"] COMMUNICATION --> SCADA["SCADA/Control System"] end %% Thermal Management Section subgraph "Tiered Thermal Management System" COOLING_LEVEL1["Level 1: Active Heatsink
TO-247 Package MOSFETs"] --> SW_MAIN COOLING_LEVEL1 --> SW_SERVER1 COOLING_LEVEL2["Level 2: PCB Thermal Management
LFPAK56 Package MOSFETs"] --> Q_SR1 COOLING_LEVEL2 --> Q_SR2 COOLING_LEVEL3["Level 3: Natural Convection
TO-251 Package MOSFETs"] --> Q_PFC1 COOLING_LEVEL3 --> Q_PFC2 TEMP_SENSORS["Temperature Sensors"] --> TEMP_MONITOR TEMP_MONITOR --> FAN_CONTROL["Fan/Pump Control"] FAN_CONTROL --> COOLING_FANS["Cooling Fans"] FAN_CONTROL --> LIQUID_PUMP["Liquid Cooling Pump"] end %% Protection & EMC Section subgraph "EMC & System Protection" SNUBBER_CIRCUITS["RC/RCD Snubber Circuits"] --> Q_PFC1 SNUBBER_CIRCUITS --> Q_PRI_SW1 TVS_ARRAY["TVS Protection Array"] --> PFC_DRIVER TVS_ARRAY --> DC_DC_CONTROLLER FERRITE_BEADS["Ferrite Beads on Gate Lines"] --> PFC_DRIVER FERRITE_BEADS --> LOAD_DRIVERS VARISTORS["Varistor Surge Protection"] --> AC_IN OCP_CIRCUITS["Overcurrent Protection"] --> SW_MAIN end %% Style Definitions style Q_PFC1 fill:#e8f5e8,stroke:#4caf50,stroke-width:2px style Q_SR1 fill:#e3f2fd,stroke:#2196f3,stroke-width:2px style SW_MAIN fill:#fff3e0,stroke:#ff9800,stroke-width:2px style CONTROL_MCU fill:#fce4ec,stroke:#e91e63,stroke-width:2px

With the increasing demand for uninterrupted operation and energy efficiency in data centers, emergency power supply systems (EPSS) have become critical infrastructure for ensuring continuous power delivery and load protection. The power MOSFET, as a key switching component in AC-DC rectification, DC-DC conversion, and battery management circuits, directly impacts system efficiency, power density, thermal performance, and long-term reliability. Addressing the high-power, high-availability, and stringent safety requirements of data center EPSS, this article proposes a practical, scenario-oriented power MOSFET selection and design implementation plan.
I. Overall Selection Principles: System Compatibility and Balanced Design
MOSFET selection should balance electrical performance, thermal management, package suitability, and reliability to match system demands.
Voltage and Current Margin Design
Based on system voltage levels (e.g., 400V AC input, 48V/12V DC buses), select MOSFETs with voltage ratings exceeding the maximum bus voltage by ≥50% to handle transients and surges. Current ratings should have a margin such that continuous operation does not exceed 60–70% of the device rating.
Low Loss Priority
Focus on low on-resistance (Rds(on)) to minimize conduction loss and low gate charge (Q_g) and output capacitance (Coss) to reduce switching loss, enabling higher efficiency and better EMC.
Package and Heat Dissipation Coordination
Choose packages with low thermal resistance and parasitic inductance for high-power stages (e.g., TO247, LFPAK). For compact designs, consider space-saving packages (e.g., DFN, TO251). PCB layout should incorporate copper pours, thermal vias, and heatsinking as needed.
Reliability and Environmental Adaptability
Given 24/7 operation, prioritize devices with wide junction temperature ranges, high ESD immunity, and robust surge tolerance. Parameter stability over long-term use is essential.
II. Scenario-Specific MOSFET Selection Strategies
Data center EPSS loads can be categorized into three primary types: AC-DC input rectification/PFC, DC-DC conversion/battery management, and load distribution/protection. Each requires tailored MOSFET selection.
Scenario 1: AC-DC Input Rectification/PFC Stage (High Voltage, Medium Power)
This stage converts AC input to regulated DC bus voltage, requiring high-voltage blocking capability and good switching efficiency.
Recommended Model: VBFB18R11S (Single-N, 800V, 11A, TO251)
Parameter Advantages:
- Ultra-high voltage rating (800V) suits 400V AC input systems with ample margin for spikes.
- Rds(on) of 500 mΩ (@10 V) balances conduction loss and cost for medium-power applications.
- SJ_Multi-EPI technology offers low switching loss and high dv/dt robustness.
Scenario Value:
- Enables efficient power factor correction (PFC) and rectification, supporting system efficiency >95%.
- TO251 package provides good thermal performance for natural or forced convection cooling.
Design Notes:
- Implement snubber circuits to suppress voltage ringing.
- Pair with high-voltage gate drivers ensuring sufficient drive strength.
Scenario 2: DC-DC Conversion/Battery Management (High Current, Low Voltage)
This stage involves step-down/step-up converters and battery charge/discharge control, demanding low conduction loss and high current handling.
Recommended Model: VBED1806 (Single-N, 80V, 90A, LFPAK56)
Parameter Advantages:
- Very low Rds(on) of 6 mΩ (@10 V) minimizes conduction loss, crucial for high-current paths.
- High current rating (90A) supports peak loads in battery discharge or converter outputs.
- LFPAK56 package offers low thermal resistance (RthJC typically <1 ℃/W) and low parasitic inductance.
Scenario Value:
- Ideal for synchronous rectification in buck/boost converters, achieving conversion efficiency >97%.
- Supports high switching frequencies (up to 500 kHz) for compact magnetic design.
Design Notes:
- Use dedicated driver ICs with peak current ≥2 A for fast switching.
- Ensure PCB thermal design with large copper area and thermal vias under the package.
Scenario 3: Load Distribution and Protection Switching (Medium Voltage, High Current)
This includes circuit breakers, OR-ing diodes replacement, and hot-swap controls, requiring reliable switching and fault isolation.
Recommended Model: VBGP1121N (Single-N, 120V, 100A, TO247)
Parameter Advantages:
- Low Rds(on) of 11 mΩ (@10 V) ensures minimal voltage drop in power paths.
- High current capability (100A) suits main power distribution rails.
- SGT technology provides low Q_g and excellent switching performance.
Scenario Value:
- Enables efficient load switching and protection with fast response to faults.
- TO247 package facilitates heatsink attachment for high-power dissipation.
Design Notes:
- Integrate current sensing and overtemperature protection for safe operation.
- For high-side switching, consider level-shifting drivers or use P-MOS alternatives.
III. Key Implementation Points for System Design
Drive Circuit Optimization
- High-current MOSFETs (e.g., VBED1806, VBGP1121N): Employ driver ICs with strong sink/source capability (≥2 A) to minimize switching losses. Adjust dead-time to prevent shoot-through.
- High-voltage MOSFETs (e.g., VBFB18R11S): Use isolated or high-side drivers with sufficient voltage rating. Include gate resistors for damping.
Thermal Management Design
- Tiered Approach: For VBGP1121N and VBFB18R11S, use heatsinks with thermal interface material. For VBED1806, rely on PCB copper pours (≥500 mm²) with thermal vias.
- Monitoring: Implement temperature sensors near MOSFETs for active cooling control.
EMC and Reliability Enhancement
- Noise Suppression: Add RC snubbers across drain-source for high-voltage switches. Use ferrite beads on gate lines.
- Protection: Incorporate TVS diodes at gates for ESD, varistors at inputs for surge, and overcurrent limit circuits. Ensure proper clamping for inductive loads.
IV. Solution Value and Expansion Recommendations
Core Value
- High Efficiency and Density: Combined low Rds(on) and fast switching devices enable system efficiency >96%, reducing energy loss and cooling needs.
- Enhanced Reliability: Robust devices with thermal management ensure 24/7 operation under varying loads.
- Scalability: The selected models cover from input to output stages, supporting modular design.
Optimization and Adjustment Recommendations
- Higher Power: For systems >10 kW, consider parallel MOSFETs or higher-current versions (e.g., 200 A class).
- Integration: For space-constrained units, explore multi-chip modules or IPMs.
- Advanced Technologies: For ultra-high efficiency, evaluate GaN or SiC MOSFETs for high-frequency stages.
- Redundancy: Implement dual MOSFETs in critical paths with monitoring for fault tolerance.
The selection of power MOSFETs is pivotal in designing reliable and efficient data center emergency power supply systems. The scenario-based approach and systematic design outlined here achieve an optimal balance of performance, reliability, and scalability. As data center power demands grow, future designs may adopt wide-bandgap devices for further efficiency gains, supporting next-generation power infrastructure.

Detailed Application Scenario Diagrams

AC-DC Input Rectification & PFC Stage Detail (Scenario 1)

graph LR subgraph "Three-Phase PFC Boost Converter" A[Three-Phase 400VAC Input] --> B[EMI Filter & Surge Protection] B --> C[Three-Phase Rectifier Bridge] C --> D[PFC Boost Inductor] D --> E[PFC Switching Node] subgraph "High-Voltage MOSFET Array" F["VBFB18R11S
800V/11A
TO-251
Rds(on)=500mΩ"] G["VBFB18R11S
800V/11A
TO-251
Rds(on)=500mΩ"] end E --> F E --> G F --> H[High Voltage DC Bus
600-700VDC] G --> H I[PFC Controller IC] --> J[Gate Driver Circuit] J --> F J --> G H -->|Voltage Feedback| I subgraph "Protection Circuits" K[RC Snubber Circuit] L[Gate Resistor for Damping] M[TVS Diode Protection] end K --> F L --> J M --> J end subgraph "Thermal Management" N[TO-251 Package] --> O[Natural/Forced Convection] P[Thermal Interface Material] --> Q[Heatsink if required] O --> R[Ambient Cooling] end style F fill:#e8f5e8,stroke:#4caf50,stroke-width:2px style G fill:#e8f5e8,stroke:#4caf50,stroke-width:2px

DC-DC Conversion & Battery Management Detail (Scenario 2)

graph LR subgraph "Synchronous Buck/Boost Converter" A[High Voltage DC Input] --> B["Primary Side Switch
High-Voltage MOSFET"] B --> C[High-Frequency Transformer] C --> D[Secondary Side] subgraph "Synchronous Rectification Bridge" E["VBED1806
80V/90A
LFPAK56
Rds(on)=6mΩ"] F["VBED1806
80V/90A
LFPAK56
Rds(on)=6mΩ"] G["VBED1806
80V/90A
LFPAK56
Rds(on)=6mΩ"] H["VBED1806
80V/90A
LFPAK56
Rds(on)=6mΩ"] end D --> E D --> F D --> G D --> H E --> I[Output Filter Inductor] F --> I G --> I H --> I I --> J[Output Capacitors] J --> K[48V/12V DC Output Bus] L[DC-DC Controller] --> M["Dedicated Driver IC
≥2A Peak Current"] M --> E M --> F M --> G M --> H end subgraph "Battery Management System" K --> N[Charge Controller] N --> O["Battery Switch MOSFETs"] O --> P[48V Battery Bank] P --> Q[Discharge Controller] Q --> R["Battery Discharge MOSFETs"] R --> K end subgraph "Thermal Management" S["LFPAK56 Package"] --> T["PCB Copper Pour
≥500mm²"] U["Thermal Vias Array"] --> V["Low Thermal Resistance Path"] T --> W[Efficient Heat Dissipation] end style E fill:#e3f2fd,stroke:#2196f3,stroke-width:2px style F fill:#e3f2fd,stroke:#2196f3,stroke-width:2px

Load Distribution & Protection Switching Detail (Scenario 3)

graph LR subgraph "Intelligent Load Distribution Network" A[48V/12V Distribution Bus] --> B["Main Distribution Switch
VBGP1121N 120V/100A"] subgraph "Parallel Load Channels" C["Server Rack 1 Switch
VBGP1121N 120V/100A"] D["Server Rack 2 Switch
VBGP1121N 120V/100A"] E["Cooling System Switch
VBGP1121N 120V/100A"] F["UPS Backup Switch
VBGP1121N 120V/100A"] end B --> C B --> D B --> E B --> F C --> G[Server Rack 1 Load] D --> H[Server Rack 2 Load] E --> I[Cooling System Load] F --> J[UPS System Load] subgraph "Control & Protection" K[MCU/Processor] --> L["Level-Shifting Drivers
for High-Side Switching"] L --> B L --> C L --> D L --> E L --> F M[Current Sensing Circuit] --> N[Comparator & Fault Detection] O[Temperature Sensor] --> P[Overtemperature Protection] Q[Voltage Monitor] --> R[Undervoltage/Overvoltage Lockout] N --> S[Fault Signal] P --> S R --> S S --> T[Shutdown Control] T --> L end end subgraph "OR-ing & Redundancy Configuration" U[Primary Power Path] --> V["OR-ing MOSFET
VBGP1121N"] W[Backup Power Path] --> X["OR-ing MOSFET
VBGP1121N"] V --> Y[Common Output] X --> Y subgraph "Redundant Configuration" Z1["Primary MOSFET
VBGP1121N"] Z2["Redundant MOSFET
VBGP1121N"] Z1 --> AA[Critical Load] Z2 --> AA end end subgraph "Thermal Management" AB["TO-247 Package"] --> AC[Heatsink with TIM] AD[Forced Air Cooling] --> AE[Active Temperature Control] AF[Thermal Monitoring] --> AG[Fan Speed Control] end style B fill:#fff3e0,stroke:#ff9800,stroke-width:2px style C fill:#fff3e0,stroke:#ff9800,stroke-width:2px
Download PDF document
Download now:VBED1806

Sample Req

Online

Telephone

400-655-8788

WeChat

Topping

Sample Req
Online
Telephone
WeChat