Energy Management

Your present location > Home page > Energy Management
Optimization of Power Chain for AI-Enabled EV Charging Pile Modules: A Precise MOSFET Selection Scheme Based on PFC, Isolated DC-DC, and Auxiliary Management
AI Charging Pile Power Chain Optimization Topology Diagram

AI Charging Pile Power Chain Optimization: Overall System Topology

graph LR %% Three Main Power Segments subgraph "Grid Interface: Bridgeless Totem-Pole PFC Stage" AC_IN["Universal Input
85-265VAC"] --> EMI_FILTER["EMI Filter"] EMI_FILTER --> PFC_BRIDGE["Bridgeless
Totem-Pole"] PFC_BRIDGE --> PFC_INDUCTOR["High-Frequency
PFC Inductor"] PFC_INDUCTOR --> PFC_NODE["PFC Switching Node"] subgraph "High-Frequency SiC MOSFET Array" Q_PFC_H1["VBP112MC30-4L
1200V/30A SiC"] Q_PFC_H2["VBP112MC30-4L
1200V/30A SiC"] Q_PFC_L1["VBP112MC30-4L
1200V/30A SiC"] Q_PFC_L2["VBP112MC30-4L
1200V/30A SiC"] end PFC_NODE --> Q_PFC_H1 PFC_NODE --> Q_PFC_H2 Q_PFC_H1 --> HV_BUS["High-Voltage DC Bus
~400VDC"] Q_PFC_H2 --> HV_BUS PFC_NODE --> Q_PFC_L1 PFC_NODE --> Q_PFC_L2 Q_PFC_L1 --> GND_PRI Q_PFC_L2 --> GND_PRI PFC_CTRL["PFC Controller
(Digital)"] --> PFC_DRIVER["High-Speed Gate Driver
Negative Turn-Off"] PFC_DRIVER --> Q_PFC_H1 PFC_DRIVER --> Q_PFC_H2 PFC_DRIVER --> Q_PFC_L1 PFC_DRIVER --> Q_PFC_L2 end subgraph "Isolated DC-DC: LLC Resonant Converter" HV_BUS --> LLC_RES["LLC Resonant Tank"] LLC_RES --> LLC_XFMR["HF Transformer Primary"] LLC_XFMR --> LLC_SW_NODE["LLC Switching Node"] subgraph "Primary Side SiC Switches" Q_LLC1["VBP112MC30-4L
1200V/30A SiC"] Q_LLC2["VBP112MC30-4L
1200V/30A SiC"] end LLC_SW_NODE --> Q_LLC1 LLC_SW_NODE --> Q_LLC2 Q_LLC1 --> GND_PRI Q_LLC2 --> GND_PRI LLC_CTRL["LLC Controller"] --> LLC_DRIVER["Gate Driver"] LLC_DRIVER --> Q_LLC1 LLC_DRIVER --> Q_LLC2 end subgraph "High-Current Delivery: Synchronous Rectification" LLC_XFMR_SEC["Transformer Secondary"] --> SR_NODE["SR Node"] subgraph "Ultra-Low Rds(on) MOSFET Array" Q_SR1["VBN1806
80V/85A, 6mΩ"] Q_SR2["VBN1806
80V/85A, 6mΩ"] Q_SR3["VBN1806
80V/85A, 6mΩ"] Q_SR4["VBN1806
80V/85A, 6mΩ"] end SR_NODE --> Q_SR1 SR_NODE --> Q_SR2 SR_NODE --> Q_SR3 SR_NODE --> Q_SR4 Q_SR1 --> OUT_FILTER["Output LC Filter"] Q_SR2 --> OUT_FILTER Q_SR3 --> OUT_FILTER Q_SR4 --> OUT_FILTER OUT_FILTER --> DC_OUT["DC Output to EV Battery
200-500VDC, 200A+"] SR_CTRL["SR Controller"] --> SR_DRIVER["Synchronous Driver"] SR_DRIVER --> Q_SR1 SR_DRIVER --> Q_SR2 SR_DRIVER --> Q_SR3 SR_DRIVER --> Q_SR4 end subgraph "Intelligent Auxiliary Power Management" AUX_IN["Auxiliary Power Supply"] --> MCU["Main Control MCU/AI Processor"] subgraph "Multi-Rail Load Switches" SW_12V["VBJ1695
60V/4.5A, Logic-Level"] SW_5V["VBJ1695
60V/4.5A, Logic-Level"] SW_3V3["VBJ1695
60V/4.5A, Logic-Level"] SW_FAN["VBJ1695
60V/4.5A, Logic-Level"] SW_COMM["VBJ1695
60V/4.5A, Logic-Level"] end MCU --> SW_12V MCU --> SW_5V MCU --> SW_3V3 MCU --> SW_FAN MCU --> SW_COMM SW_12V --> LOAD_12V["12V Rails
Gate Drivers"] SW_5V --> LOAD_5V["5V Rails
Sensors, Comm"] SW_3V3 --> LOAD_3V3["3.3V Rails
MCU, AI Processor"] SW_FAN --> COOLING_FAN["Cooling Fans"] SW_COMM --> COMM_MODULE["4G/5G, Ethernet"] end %% Protection & Monitoring subgraph "System Protection & Monitoring" SNUBBER["RCD/RC Snubber
Networks"] --> Q_PFC_H1 SNUBBER --> Q_LLC1 TVS["TVS Array"] --> PFC_DRIVER TVS --> LLC_DRIVER CURRENT_SENSE["High-Precision
Current Sensing"] --> MCU TEMP_SENSE["NTC Temperature
Sensors"] --> MCU COMPARATOR["Fault Comparator"] --> LATCH["Fault Latch"] LATCH --> SHUTDOWN["System Shutdown"] end %% Thermal Management subgraph "Hierarchical Thermal Management" LIQ_COOL["Liquid/Air Cooling
Primary Side"] --> Q_PFC_H1 LIQ_COOL --> Q_LLC1 FORCED_AIR["Forced Air Cooling
Secondary Side"] --> Q_SR1 PCB_COOL["PCB Copper Pour
Auxiliary"] --> SW_12V TEMP_SENSE --> THERMAL_CTRL["Thermal Controller"] THERMAL_CTRL --> FAN_PWM["Fan PWM Control"] THERMAL_CTRL --> PUMP_CTRL["Pump Control"] end %% Communication Interfaces MCU --> CAN["CAN Transceiver"] CAN --> VEHICLE_CAN["Vehicle CAN Bus"] MCU --> CLOUD_INTF["Cloud Interface"] %% Style Definitions style Q_PFC_H1 fill:#e8f5e8,stroke:#4caf50,stroke-width:2px style Q_SR1 fill:#e3f2fd,stroke:#2196f3,stroke-width:2px style SW_12V fill:#fff3e0,stroke:#ff9800,stroke-width:2px style MCU fill:#fce4ec,stroke:#e91e63,stroke-width:2px

Preface: Architecting the "Intelligent Energy Gateway" – The Systems Approach to Power Device Selection in Next-Gen Charging Infrastructure
In the evolution of smart and fast EV charging infrastructure, the power conversion module within a charging pile is far more than a simple voltage transformer. It serves as a high-efficiency, high-density, and intelligent "energy gateway," responsible for precise grid interaction, high-speed energy transfer to the vehicle, and the reliable operation of its own intelligent systems. Key performance metrics—high power factor, exceptional full-load efficiency, robust thermal performance, and compact footprint—are fundamentally determined by the strategic selection of power semiconductors at critical nodes.
This article adopts a holistic, system-co-design perspective to address the core challenges in AI charging pile power stages: selecting the optimal power MOSFETs for the three critical segments—Active Power Factor Correction (PFC), Isolated DC-DC conversion, and Multi-Rail Auxiliary Power Management—under stringent demands for high efficiency, high power density, stringent EMI compliance, and long-term reliability.
I. In-Depth Analysis of the Selected Device Combination and Application Roles
1. The Grid Interface Sentinel: VBP112MC30-4L (1200V SiC MOSFET, 30A, TO-247-4L) – Bridgeless Totem-Pole PFC / High-Frequency DC-DC Primary Switch
Core Positioning & Topology Deep Dive: This Silicon Carbide (SiC) MOSFET is engineered for the most demanding high-frequency, high-efficiency frontiers. Its 1200V rating provides robust margin for universal input voltage ranges (85-265VAC) and surge events. The ultra-low Rds(on) of 80mΩ @18V and inherent fast switching capability of SiC make it ideal for:
Bridgeless Totem-Pole PFC: Enabling >99% efficiency by eliminating diode bridge losses and operating at high frequencies (e.g., 65-100kHz) to shrink passive filter size.
LLC / DAB Primary Side: Serving as the main switch in high-power isolated DC-DC stages, where its low switching loss is critical for achieving peak efficiency above 96%.
Key Technical Parameter Analysis:
SiC Technology Advantage: Drastically reduces both switching and conduction losses compared to Si Super-Junction MOSFETs. The low Qg and absence of reverse recovery charge (Qrr) in the body diode are pivotal for minimizing losses in hard-switching and ZVS/ZCS topologies.
4-Lead (Kelvin Source) Package: The TO-247-4L package separates the power source and driver source connections, minimizing parasitic source inductance. This is crucial for unleashing the full high-speed potential of SiC, improving switching behavior, reducing ringing, and enhancing reliability.
Thermal Performance: Superior high-temperature operation capability allows for higher junction temperature design, contributing to a more compact thermal solution.
2. The High-Current Delivery Engine: VBN1806 (80V, 85A, TO-262) – Synchronous Rectifier / Low-Voltage High-Current DC-DC Switch
Core Positioning & System Benefit: Positioned on the secondary side of the isolated DC-DC converter or in non-isolated intermediate bus converters (IBC). Its exceptionally low Rds(on) of 6mΩ @10V is the key to minimizing conduction loss in high-current paths (e.g., delivering 200A+ at low voltages to the vehicle battery).
Key Technical Parameter Analysis:
Ultra-Low Conduction Loss: The extremely low Rds(on) directly translates to higher system efficiency, especially under full load conditions, reducing heat generation and cooling requirements.
High Current Capability: The 85A continuous current rating and robust TO-262 package make it suitable for parallel operation to handle the extreme currents required by fast charging (e.g., 500A+).
Optimized for Synchronous Rectification: Its fast intrinsic diode and low gate charge enable efficient operation as a synchronous rectifier, replacing Schottky diodes to reclaim significant loss in the output stage.
3. The Intelligent Auxiliary Power Manager: VBJ1695 (60V, 4.5A, SOT-223) – Multi-Rail Auxiliary Power Switching & Protection
Core Positioning & System Integration Advantage: This low-voltage, small-signal MOSFET is ideal for intelligent control and protection of auxiliary power rails (e.g., 12V, 5V, 3.3V) that power the charging pile's control board, communication modules (4G/5G, Ethernet), AI processor, display, and cooling fans.
Key Technical Parameter Analysis:
Balance of Performance & Size: With Rds(on) of 76mΩ @10V, it offers a good balance between low conduction loss and compact SOT-223 footprint, perfect for space-constrained PCB designs.
Logic-Level Gate Drive (Vth=1.7V): Can be driven directly by MCUs or GPIOs (3.3V/5V), simplifying driver circuitry and reducing component count.
Application Flexibility: Can be used for hot-swap control, load switching, in-rush current limiting, and as a protection switch (e.g., for USB power ports or fan modules), enabling sophisticated power sequencing and fault isolation under the management of an AI-powered system controller.
II. System Integration Design and Expanded Key Considerations
1. Topology, Drive, and Control Loop Synergy
High-Frequency SiC Drive Precision: Driving the VBP112MC30-4L requires a dedicated, high-speed gate driver with negative turn-off voltage capability to prevent spurious turn-on. Layout must be optimized with minimal loop inductance.
Current Sensing & Control for High-Power Paths: The high-current paths involving VBN1806 necessitate precise, low-drift current sensors (e.g., shunt resistors with isolated amplifiers) for closed-loop control and protection.
Digital Power Management: The VBJ1695 switches should be controlled by a PMIC or the main system MCU, allowing for software-defined power-up sequences, load shedding based on thermal conditions, and remote diagnostic capabilities.
2. Hierarchical Thermal Management Strategy
Primary Heat Source (Forced Air/Liquid Cooling): The VBP112MC30-4L (PFC/DC-DC primary) and VBN1806 (synchronous rectifier) clusters are the primary heat sources. They must be mounted on a common, actively cooled heatsink with careful attention to thermal interface materials (TIM).
Secondary Heat Source (PCB Conduction & Airflow): The auxiliary power management circuitry with VBJ1695 can dissipate heat through generous copper pours and vias to inner layers or the board edge, assisted by system airflow from cooling fans.
3. Engineering Details for Reliability Reinforcement
Electrical Stress Protection:
VBP112MC30-4L: Implement snubber networks to manage voltage overshoot caused by transformer leakage inductance or PCB parasitics. Use high-dV/dt rated gate drivers.
VBN1806: Ensure proper decoupling close to the drain and source terminals to manage high di/dt loops.
VBJ1695: Use TVS diodes or RC snubbers on switched inductive loads (fans, relays).
Derating Practice:
Voltage Derating: Operate VBP112MC30-4L below 80% of 1200V (~960V max). Operate VBN1806 with margin above the DC bus voltage on the secondary side.
Current & Thermal Derating: Design based on worst-case ambient temperature and transient thermal impedance (Zth). Ensure junction temperatures for all devices remain below 125°C (or as per datasheet) during maximum ambient and full-load operation.
III. Quantifiable Perspective on Scheme Advantages
Quantifiable Efficiency Gain: Replacing Si SJ MOSFETs with the VBP112MC30-4L SiC device in a 30kW PFC stage can reduce switching losses by over 50%, potentially increasing full-load efficiency by 0.5-1%, directly lowering operating costs and cooling requirements.
Quantifiable Power Density Increase: The high-frequency operation enabled by SiC allows a >30% reduction in the size of PFC inductors and DC-DC transformers. The compact SOT-223 package for auxiliary switching saves valuable PCB real estate.
Intelligence & Reliability Enhancement: The use of digitally controlled MOSFETs like VBJ1695 for auxiliary rails enables predictive maintenance features (monitoring in-rush currents, fault counts) and improves system availability through intelligent fault management.
IV. Summary and Forward Look
This scheme constructs a complete, optimized power chain for AI EV charging piles, addressing high-frequency grid interfacing, high-current energy conversion, and intelligent auxiliary power management. The philosophy is "right-sizing for the application":
Grid Interface Level – Focus on "Ultra-Efficiency & Frequency": Leverage SiC technology to push efficiency and power density boundaries.
Power Conversion Level – Focus on "Ultra-Low Loss & Current Handling": Employ ultra-low Rds(on) devices to master the high-current delivery path.
Power Management Level – Focus on "Intelligence & Integration": Utilize compact, logic-level devices for flexible, software-defined power control.
Future Evolution Directions:
All-SiC / Hybrid Modules: For ultra-high-power charging piles (350kW+), integrate primary SiC MOSFETs and secondary SiC Schottky diodes into full-SiC modules for unprecedented efficiency and power density.
Integrated Intelligent Gate Drivers: Adopt drivers with integrated protection, diagnostics, and isolated communication to simplify design and enhance system monitoring.
Wide Bandgap for Auxiliary Power: Explore GaN HEMTs for intermediate bus converters to further increase power density of the auxiliary power supply.
Engineers can refine this selection based on specific charging pile specifications: output power level (e.g., 20kW, 60kW, 150kW), target efficiency curves, cooling method (air/liquid), and intelligence features required.

Detailed Topology Diagrams

Bridgeless Totem-Pole PFC Stage Detail

graph LR subgraph "Bridgeless Totem-Pole PFC" AC["AC Input"] --> L["PFC Inductor"] L --> NODE["Switching Node"] subgraph "High-Side Switches" HS1["VBP112MC30-4L
SiC MOSFET"] HS2["VBP112MC30-4L
SiC MOSFET"] end subgraph "Low-Side Switches" LS1["VBP112MC30-4L
SiC MOSFET"] LS2["VBP112MC30-4L
SiC MOSFET"] end NODE --> HS1 NODE --> HS2 HS1 --> HV["HV DC Bus"] HS2 --> HV NODE --> LS1 NODE --> LS2 LS1 --> GND LS2 --> GND CTRL["Digital PFC Controller"] --> DRV["High-Speed Driver
with Negative Bias"] DRV --> HS1 DRV --> HS2 DRV --> LS1 DRV --> LS2 end subgraph "Key Features" F1["High-Frequency Operation (65-100kHz)"] F2["4-Lead Kelvin Package"] F3["Zero Reverse Recovery"] F4[">99% Efficiency"] end style HS1 fill:#e8f5e8,stroke:#4caf50,stroke-width:2px style LS1 fill:#e8f5e8,stroke:#4caf50,stroke-width:2px

Isolated DC-DC & Synchronous Rectification Detail

graph LR subgraph "LLC Resonant Primary" HV_BUS["HV DC Bus"] --> RES_TANK["LLC Resonant Tank
(Lr, Cr, Lm)"] RES_TANK --> XFMR["HF Transformer"] XFMR --> SW_NODE["LLC Switch Node"] SW_NODE --> Q1["VBP112MC30-4L
Primary Switch"] SW_NODE --> Q2["VBP112MC30-4L
Primary Switch"] Q1 --> GND Q2 --> GND end subgraph "Synchronous Rectification Bridge" XFMR --> SR_NODE["SR Node"] SR_NODE --> SR_Q1["VBN1806
85A, 6mΩ"] SR_NODE --> SR_Q2["VBN1806
85A, 6mΩ"] SR_NODE --> SR_Q3["VBN1806
85A, 6mΩ"] SR_NODE --> SR_Q4["VBN1806
85A, 6mΩ"] SR_Q1 --> L_OUT["Output Inductor"] SR_Q2 --> L_OUT SR_Q3 --> L_OUT SR_Q4 --> L_OUT L_OUT --> C_OUT["Output Capacitors"] C_OUT --> VOUT["DC Output to EV"] end subgraph "Control & Drive" LLC_CTRL["LLC Controller"] --> LLC_DRV["Primary Driver"] SR_CTRL["SR Controller"] --> SR_DRV["SR Driver"] LLC_DRV --> Q1 LLC_DRV --> Q2 SR_DRV --> SR_Q1 SR_DRV --> SR_Q2 SR_DRV --> SR_Q3 SR_DRV --> SR_Q4 end style Q1 fill:#e8f5e8,stroke:#4caf50,stroke-width:2px style SR_Q1 fill:#e3f2fd,stroke:#2196f3,stroke-width:2px

Intelligent Auxiliary Power Management Detail

graph LR subgraph "Multi-Rail Load Switching" MCU_GPIO["MCU GPIO
3.3V/5V"] --> LEVEL_SHIFT["Level Shifter"] LEVEL_SHIFT --> MOSFET_GATE["MOSFET Gate"] subgraph "Intelligent Load Switch Channel" VCC_12V["12V Auxiliary"] --> DRAIN["Drain"] MOSFET_GATE --> GATE["Gate"] GATE --> MOSFET["VBJ1695
Logic-Level"] MOSFET --> SOURCE["Source"] SOURCE --> LOAD["Load (Fan, Comm, etc.)"] LOAD --> GND end CTRL_LOGIC["PMIC/MCU Control"] --> MOSFET_GATE end subgraph "Application Functions" APP1["Hot-Swap Control"] APP2["In-Rush Current Limiting"] APP3["Load Shedding"] APP4["Fault Isolation"] APP5["Power Sequencing"] end subgraph "Protection Features" PROT1["TVS Diodes"] PROT2["RC Snubbers"] PROT3["Current Monitoring"] end style MOSFET fill:#fff3e0,stroke:#ff9800,stroke-width:2px
Download PDF document
Download now:VBJ1695

Sample Req

Online

Telephone

400-655-8788

WeChat

Topping

Sample Req
Online
Telephone
WeChat