As AI data centers and high-performance computing facilities evolve towards higher density, greater scalability, and unprecedented reliability, their internal power supply systems are no longer simple backup units. Instead, they are the core determinants of infrastructure power quality, operational efficiency, and total cost of ownership. A well-designed power chain is the physical foundation for modular UPS systems to achieve high efficiency across wide load ranges, seamless scalability, and fault-tolerant operation under demanding, 24/7 conditions. However, building such a chain presents multi-dimensional challenges: How to maximize power density without compromising thermal performance and reliability? How to ensure the longevity of power semiconductors in environments with stringent efficiency mandates like 80 Plus Titanium? How to intelligently manage parallel modules for optimal load sharing and fast transient response? The answers lie within every engineering detail, from the selection of key switching devices to system-level integration and control. I. Three Dimensions for Core Power Component Selection: Coordinated Consideration of Voltage, Current, and Topology 1. PFC / Main Inverter Stage MOSFET: The Engine of Efficiency and Power Handling The key device selected is the VBP15R50S (500V/50A/TO-247, SJ_Multi-EPI). Voltage & Technology Analysis: For a three-phase 400VAC input UPS, the DC bus typically rises to ~700-800VDC. A 500V-rated device requires careful design margin. However, the Super Junction Multi-EPI technology offers an exceptional balance of low specific on-resistance (RDS(on) of 80mΩ) and fast switching capability, making it ideal for critical stages like the Boost PFC or the primary inverter bridge. Its 500V rating, when used in a two-level topology with proper clamping, can be optimized for cost and performance in certain designs, or it serves as a robust choice for the high-side switch in a phase leg where voltage stress is halved in advanced topologies. Loss Optimization: The relatively low RDS(on) directly minimizes conduction loss, which is dominant at high line frequencies and high output currents. The advanced SJ process ensures low gate charge (Qg), contributing to lower switching losses—a critical factor for achieving peak efficiency (>96%) across the load spectrum. Thermal & Package Relevance: The TO-247 package provides a proven thermal path. Its junction-to-case thermal resistance allows effective heat transfer to a heatsink in a forced-air or liquid-cooled environment, which is essential for maintaining reliability in tightly packed modular bays. 2. Isolated DC-DC Converter / Battery Interface MOSFET: The Backbone of High-Current, Low-Voltage Power Conversion The key device selected is the VBGQT1601 (60V/340A/TO-LL, SGT). Efficiency and Power Density for High Current Paths: This device is pivotal for the secondary-side synchronous rectification in isolated DC-DC stages (e.g., 48V to 12V/5V bus) or for managing the battery charge/discharge interface in a 48V battery system. Its ultra-low RDS(on) of 1mΩ (max) at 10V VGS is transformative. This minimal resistance drastically reduces conduction loss (P_conduction = I² RDS(on)) when handling currents of several hundred amperes, directly boosting efficiency by multiple percentage points. Vehicle-Grade Robustness in a Rack Environment: The TO-LL (TO-Leadless) package offers superior thermal performance and lower package parasitic inductance compared to traditional through-hole packages. This is critical for high-frequency switching (potentially several hundred kHz) in DC-DC converters, minimizing voltage overshoot and EMI. Its robust mechanical structure and surface-mount design enhance vibration resistance and facilitate automated assembly for high-volume UPS module production. Drive and Layout Considerations: Driving such a high-current device requires a dedicated, powerful gate driver with low impedance output to quickly charge and discharge the large gate capacitance. Careful PCB layout with a symmetrical, low-inductance power loop is mandatory to unleash its full performance and ensure stable operation. 3. ORing / Hot-Swap & Intelligent Bus Management MOSFET: The Enabler of Modularity and Fault Tolerance The key device selected is the VBGED1103 (100V/180A/LFPAK56, SGT). Modular System Logic: In a modular UPS, each power module must seamlessly connect to and disconnect from a common output bus. The VBGED1103 is ideal for ORing MOSFET applications. It provides the low-loss path for current sharing between modules. Upon detection of a module fault, its channel can be rapidly turned off to isolate the faulty unit, ensuring system availability. It can also serve as a sophisticated hot-swap controller element. Power Density and Thermal Performance: The LFPAK56 (Power-SO8) package represents the cutting edge in power density. With an RDS(on) of just 3.0mΩ, it offers near-superconducting performance in a footprint a fraction of the size of a TO-247. This allows for more ORing channels in a limited space or for higher integration on control boards. Its excellent thermal characteristics (low Rth(j-c)) allow heat to be effectively dissipated into the PCB copper and system heatsinking. Intelligence Integration: This device's parameters enable integration with digital controllers and current-sense amplifiers. Systems can implement active current balancing by slightly modulating the gate voltage of the ORing FETs in each module, ensuring equal aging and maximizing total system capacity. Real-time monitoring of its voltage drop can also provide a diagnostic for contact resistance or pre-failure conditions. II. System Integration Engineering Implementation 1. Hierarchical Thermal Management for High-Density Racks Level 1: Liquid Cooling or Advanced Forced Air: Targets the highest dissipation components like the VBP15R50S (PFC/Inverter) and the VBGQT1601 (DC-DC). For ultra-high-density AI UPS cabinets (>50kW per rack unit), cold-plate liquid cooling is becoming essential to maintain junction temperatures. Level 2: Controlled Forced Air with Ducting: For main inductors, transformers, and banked capacitors. Intelligent fan speed control based on load and temperature optimizes acoustic noise and cooling efficiency. Level 3: PCB-Level Conduction Cooling: For high-density components like the VBGED1103 ORing FETs. Utilizes thick copper internal layers, thermal vias, and strategic attachment to the module's metal chassis or thermal interface materials. 2. Electromagnetic Compatibility (EMC) and Predictive Protection Conducted EMI: Employ interleaved PFC topologies with the VBP15R50S to reduce input current harmonics. Use planar magnetics and snubber networks across switching nodes to damp high-frequency ringing. Radiated EMI: Enclose each power module in a fully sealed, conductive enclosure. Use ferrite beads on all gate drive and sensor lines exiting the power board. Intelligent Protection: Implement multi-level overcurrent protection using DESAT detection for the primary switches and precision current sensing for the VBGQT1601 and VBGED1103. Use on-die temperature sensors or nearby NTCs for real-time thermal monitoring and predictive derating. III. Performance Verification and Testing Protocol 1. Key Test Items for AI-Grade UPS Efficiency Mapping: Test from 10% to 100% load under nominal and extreme input voltage conditions. Target >96% peak efficiency and >94% efficiency at 25% load. Transient Response Test: Verify the system's response to a step load change from 25% to 100% and back, utilizing the fast switching of the selected MOSFETs to ensure output voltage remains within tight specifications. Parallel Operation and Redundancy Test: Validate seamless hot-swap of modules and load sharing accuracy between units, critically dependent on the performance of the VBGED1103 ORing circuits. Thermal Cycling and HALT: Subject modules to extended thermal cycling to validate the robustness of solder joints and thermal interfaces, especially for the LFPAK56 and TO-LL packages. Audible Noise Test: Characterize and minimize audible noise from magnetics and fans, which is critical for deployment in office-adjacent data halls. IV. Solution Scalability and Technology Roadmap 1. Adjustments for Different Power Tiers Small / Edge AI Cabinets (5-20kW): Can utilize the VBP15R50S for a simpler, single-module design. The VBGED1103 provides efficient ORing for optional external battery packs. Modular Data Center Racks (50-150kW): Employs the full proposed solution in a parallelable N+1 configuration. The VBGQT1601 enables high-efficiency, high-current 48V intermediate bus architectures. Hyperscale Power Arrays (>500kW): Requires scaling to higher-voltage (e.g., 600V+) SiC MOSFETs for the PFC/Inverter stage to further reduce loss, while the low-voltage high-current principles using VBGQT1601 and VBGED1103 remain fundamental at the module level. 2. Integration of Cutting-Edge Technologies Digital Control & AI-Optimized Power Management: Future systems will use DSPs or FPGAs to implement adaptive control algorithms, optimizing switching patterns of the VBP15R50S and VBGQT1601 in real-time based on load profile and component temperature for absolute peak efficiency. Wide Bandgap (SiC/GaN) Roadmap: Phase 1 (Current): High-performance Super Junction MOSFETs (VBP15R50S) and SGT MOSFETs (VBGQT1601, VBGED1103) offer the optimal balance of performance and cost. Phase 2 (Next 1-2 years): Introduction of SiC MOSFETs in the PFC stage for the highest efficiency tiers, compatible with the existing high-current SGT-based architecture for DC-DC and management. Phase 3 (Future): Adoption of GaN HEMTs for ultra-high-frequency auxiliary power supplies and specific low-voltage, very high-frequency conversion stages within the module. Conclusion The power chain design for AI Modular UPS systems is a multi-dimensional challenge balancing power density, conversion efficiency, modular reliability, and intelligent control. The tiered optimization scheme proposed—utilizing high-voltage SJ MOSFETs for efficient AC-DC and DC-AC conversion, employing ultra-low-RDS(on) SGT MOSFETs in advanced packages for high-current DC-DC paths, and leveraging high-density SGT MOSFETs for intelligent bus management—provides a clear and scalable path for next-generation power infrastructure. As data center intelligence evolves towards autonomous operation, the power supply's role transitions from a passive component to an actively managed asset. By building upon this foundation of high-performance semiconductors and adhering to rigorous design and validation standards, engineers can create UPS systems that are not only invisible in their flawless operation but also pivotal in enabling the sustainable and reliable growth of AI computational power.
Detailed Topology Diagrams
PFC/Main Inverter Stage Topology Detail
graph LR
subgraph "Three-Phase PFC Boost Stage"
A[Three-Phase 400VAC] --> B[EMI Filter]
B --> C[Three-Phase Rectifier]
C --> D[PFC Inductor]
D --> E[PFC Switching Node]
subgraph "High-Side Switch"
F["VBP15R50S High-Side"]
end
subgraph "Low-Side Switch"
G["VBP15R50S Low-Side"]
end
E --> F
E --> G
F --> H[High-Voltage DC Bus]
G --> I[Primary Ground]
J[PFC Controller] --> K[Gate Driver]
K --> F
K --> G
H -->|Voltage Feedback| J
end
subgraph "Inverter Bridge Stage"
H --> L[DC Bus Capacitors]
L --> M[Inverter Bridge]
subgraph "Phase Leg 1"
N["VBP15R50S Phase U High"]
O["VBP15R50S Phase U Low"]
end
subgraph "Phase Leg 2"
P["VBP15R50S Phase V High"]
Q["VBP15R50S Phase V Low"]
end
subgraph "Phase Leg 3"
R["VBP15R50S Phase W High"]
S["VBP15R50S Phase W Low"]
end
M --> N
M --> O
M --> P
M --> Q
M --> R
M --> S
N --> T[AC Output U]
O --> I
P --> U[AC Output V]
Q --> I
R --> V[AC Output W]
S --> I
W[Inverter Controller] --> X[Gate Driver Array]
X --> N
X --> O
X --> P
X --> Q
X --> R
X --> S
end
style F fill:#e8f5e8,stroke:#4caf50,stroke-width:2px
style N fill:#e8f5e8,stroke:#4caf50,stroke-width:2px
graph LR
subgraph "Isolated DC-DC Converter"
A[48VDC Input] --> B[Primary Full Bridge]
B --> C[High-Frequency Transformer]
C --> D[Secondary Synchronous Rectification]
subgraph "Synchronous Rectification Bridge"
E["VBGQT1601 SR High-Side"]
F["VBGQT1601 SR Low-Side"]
G["VBGQT1601 SR High-Side"]
H["VBGQT1601 SR Low-Side"]
end
D --> E
D --> F
D --> G
D --> H
E --> I[Output Inductor]
F --> J[Output Ground]
G --> K[Output Inductor]
H --> J
I --> L[Output Capacitor]
K --> L
L --> M[12V Intermediate Bus]
N[DC-DC Controller] --> O[Gate Driver]
O --> E
O --> F
O --> G
O --> H
end
subgraph "Battery Interface & Management"
P[48V Battery Pack] --> Q[Battery Protection]
Q --> R[Bidirectional Converter]
subgraph "Bidirectional Switches"
S["VBGQT1601 Charge Switch"]
T["VBGQT1601 Discharge Switch"]
end
R --> S
R --> T
S --> U[DC Bus Connection]
T --> U
V[Battery Management IC] --> W[Current Sense]
V --> X[Voltage Monitor]
W --> R
X --> R
U --> Y[System Load]
end
subgraph "Point-of-Load Conversion"
M --> Z1["POL Converter 1"]
M --> Z2["POL Converter 2"]
M --> Z3["POL Converter 3"]
Z1 --> AA1["CPU Core Power"]
Z2 --> AA2["GPU Power"]
Z3 --> AA3["Memory Power"]
end
style E fill:#e3f2fd,stroke:#2196f3,stroke-width:2px
style S fill:#e3f2fd,stroke:#2196f3,stroke-width:2px
ORing & Modular Management Topology Detail
graph LR
subgraph "Modular UPS ORing Configuration"
subgraph "UPS Module 1"
A1[AC-DC Conversion] --> B1[DC Output]
end
subgraph "UPS Module 2"
A2[AC-DC Conversion] --> B2[DC Output]
end
subgraph "UPS Module 3"
A3[AC-DC Conversion] --> B3[DC Output]
end
B1 --> C1["VBGED1103 ORing FET 1"]
B2 --> C2["VBGED1103 ORing FET 2"]
B3 --> C3["VBGED1103 ORing FET 3"]
C1 --> D[Common Output Bus]
C2 --> D
C3 --> D
subgraph "ORing Controller"
E[ORing Control IC] --> F1[Gate Drive 1]
E --> F2[Gate Drive 2]
E --> F3[Gate Drive 3]
E --> G[Current Sharing Logic]
end
F1 --> C1
F2 --> C2
F3 --> C3
G --> H[Load Sharing Monitor]
H --> I[Active Current Balancing]
I --> F1
I --> F2
I --> F3
end
subgraph "Hot-Swap & Load Management"
D --> J[Hot-Swap Controller]
subgraph "Load Switch Array"
K1["VBGED1103 Load Switch 1"]
K2["VBGED1103 Load Switch 2"]
K3["VBGED1103 Load Switch 3"]
end
J --> K1
J --> K2
J --> K3
K1 --> L1[Critical Server 1]
K2 --> L2[Critical Server 2]
K3 --> L3[Network Switch]
subgraph "Fault Management"
M[Fault Detection] --> N[Fast Turn-Off]
N --> O[Module Isolation]
O --> P[Redundant Operation]
end
J --> M
end
subgraph "Thermal Management for ORing FETs"
Q[PCB Thermal Design] --> C1
Q --> C2
Q --> C3
R[Thermal Interface] --> S[Module Chassis]
T[Copper Pour & Vias] --> U[Heat Spreading]
end
style C1 fill:#fff3e0,stroke:#ff9800,stroke-width:2px
style K1 fill:#fff3e0,stroke:#ff9800,stroke-width:2px
*To request free samples, please complete and submit the following information. Our team will review your application within 24 hours and arrange shipment upon approval. Thank you!
X
SN Check
***Serial Number Lookup Prompt**
1. Enter the complete serial number, including all letters and numbers.
2. Click Submit to proceed with verification.
The system will verify the validity of the serial number and its corresponding product information to help you confirm its authenticity.
If you notice any inconsistencies or have any questions, please immediately contact our customer service team. You can also call 400-655-8788 for manual verification to ensure that the product you purchased is authentic.
Download now：VBGED1103
中文
English
