

FTD2002-VB Datasheet Dual N-Channel 25-V (D-S) MOSFET


PRODUCT SUMMARY				
V _{DS} (V)	$R_{DS(on)}\left(\Omega\right)$	I _D (A)		
25	0.022 at V _{GS} = 4.5 V	6.6		
	0.032 at V _{GS} = 2.5 V	5.5		


FEATURES

- Halogen-free Option Available
- Trench Power MOSFETs









ABSOLUTE MAXIMUM RATINGS	$I_A = 25$ C, unles			T = T	
Parameter		Symbol	10 s	Steady State	Unit
Drain-Source Voltage		V_{DS}	25		V
Gate-Source Voltage		V_{GS}	± 12		V
Continuous Drain Current (T _J = 150 °C) ^a	T _A = 25 °C	- I _D	6.6	5.2	۸
	T _A = 70 °C		5.5	3.5	
Pulsed Drain Current		I _{DM}	30		Α
Continuous Source Current (Diode Conduction) ^a		I _S	1.5	1.0	
Maniana Bana Birainatina	T _A = 25 °C	- P _D	1.5	1.0	W
Maximum Power Dissipation ^a	T _A = 70 °C		0.96	0.64	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to 150		°C

THERMAL RESISTANCE RATINGS					
Parameter		Symbol	Тур.	Max.	Unit
Manifesture Investigate As Aughtentia	t ≤ 10 s	R _{thJA}	72	83	
Maximum Junction-to-Ambient ^a	Steady State	™thJA	100	120	°C/W
Maximum Junction-to-Foot (Drain)	Steady State	R _{thJF}	55	70	

Notes:

a. Surface Mounted on FR4 board, $t \le 10 \text{ s.}$

^{*} Pb containing terminations are not RoHS compliant, exemptions may apply.




SPECIFICATIONS T _J = 25 °C, unless otherwise noted							
Parameter	Symbol	Test Conditions	Min.	Typ. ^a	Max.	Unit	
Static							
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	0.5		1.0	V	
Gate-Body Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 4.5 \text{ V}$			± 200	nA	
Zara Cata Valtaga Drain Current		$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V}$			1		
Zero Gate Voltage Drain Current	I _{DSS}	V_{DS} = 25 V, V_{GS} = 0 V, T_{J} = 70 °C			25	μA	
On-State Drain Current ^b	I _{D(on)}	$V_{DS} \le 5 \text{ V}, V_{GS} = 4.5 \text{ V}$	30			Α	
Drain-Source On-State Resistance ^b	D	$V_{GS} = 4.5 \text{ V}, I_D = 6.5 \text{ A}$		0.022		Ω	
	R _{DS(on)}	$V_{GS} = 2.5 \text{ V}, I_D = 5.5 \text{ A}$		0.032			
Forward Transconductance ^b	9 _{fs}	V _{DS} = 10 V, I _D = 6.5 A		30		S	
Diode Forward Voltage ^b	V_{SD}	I _S = 1.5 A, V _{GS} = 0 V		0.71	1.2	V	
Dynamic ^a							
Total Gate Charge	Q_g			12	18	nC	
Gate-Source Charge	Q _{gs}	$V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 6.5 \text{ A}$		2.2			
Gate-Drain Charge	Q_{gd}			3.6			
Turn-On Delay Time	t _{d(on)}			245	365		
Rise Time	t _r	V_{DD} = 10 V, R_L = 10 Ω		330	495	ne	
Turn-Off Delay Time	t _{d(off)}	$I_D \cong 1 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_G = 6 \Omega$		860	1300	ns	
Fall Time	t _f			510	765		


Notes:

- a. For design aid only; not subject to production testing.
- b. Pulse test; pulse width \leq 300 µs, duty cycle \leq 2 %.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






Gate Current vs. Gate-Source Voltage




TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




40



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted





0

25

50

T_J - Temperature (°C)
Threshold Voltage


75

100

125

150

I_D = 250 μA




Normalized Effective Transient Thermal Impedance 0.1 0.1 0.05 1. Duty Cycle, D = 0.02 2. Per Unit Base = R_{thJA} = 115 °C/W $3.\,T_{JM}\,-\,T_A=P_{DM}Z_{thJA}{}^{(t)}$ Single Pulse 4. Surface Mounted 0.01 10-2 10-4 10-3 10-1 10 100 600 Square Wave Pulse Duration (s)

Normalized Thermal Transient Impedance, Junction-to-Ambient



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Normalized Thermal Transient Impedance, Junction-to-Foot



TSSOP: 8-LEAD


JEDEC Part Number: MO-153



	MILLIMETERS				
Dim	Min	Nom	Max		
Α	-	-	1.20		
A ₁	0.05	0.10	0.15		
A ₂	0.80	1.00	1.05		
В	0.19	0.28	0.30		
С	_	0.127	-		
D	2.90	3.00	3.10		
Е	6.20	6.40	6.60		
E ₁	4.30	4.40	4.50		
е	_	0.65	-		
L	0.45	0.60	0.75		
L ₁	0.90	1.00	1.10		
Y	_	-	0.10		
£K1	0°	3°	6°		
ECN: S-03946—Rev. G, 09-Jul-01 DWG: 5844					



RECOMMENDED MINIMUM PADS FOR TSSOP-8



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Disclaimer

All products due to improve reliability, function or design or for other reasons, product specifications and data are subject to change without notice.

Taiwan VBsemi Electronics Co., Ltd., branches, agents, employees, and all persons acting on its or their representatives (collectively, the "Taiwan VBsemi"), assumes no responsibility for any errors, inaccuracies or incomplete data contained in the table or any other any disclosure of any information related to the product.(www.VBsemi.com)

Taiwan VBsemi makes no guarantee, representation or warranty on the product for any particular purpose of any goods or continuous production. To the maximum extent permitted by applicable law on Taiwan VBsemi relinquished: (1) any application and all liability arising out of or use of any products; (2) any and all liability, including but not limited to special, consequential damages or incidental; (3) any and all implied warranties, including a particular purpose, non-infringement and merchantability guarantee.

Statement on certain types of applications are based on knowledge of the product is often used in a typical application of the general product VBsemi Taiwan demand that the Taiwan VBsemi of. Statement on whether the product is suitable for a particular application is non-binding. It is the customer's responsibility to verify specific product features in the products described in the specification is appropriate for use in a particular application. Parameter data sheets and technical specifications can be provided may vary depending on the application and performance over time. All operating parameters, including typical parameters must be made by customer's technical experts validated for each customer application. Product specifications do not expand or modify Taiwan VBsemi purchasing terms and conditions, including but not limited to warranty herein.

Unless expressly stated in writing, Taiwan VBsemi products are not intended for use in medical, life saving, or life sustaining applications or any other application. Wherein VBsemi product failure could lead to personal injury or death, use or sale of products used in Taiwan VBsemi such applications using client did not express their own risk. Contact your authorized Taiwan VBsemi people who are related to product design applications and other terms and conditions in writing.

The information provided in this document and the company's products without a license, express or implied, by estoppel or otherwise, to any intellectual property rights granted to the VBsemi act or document. Product names and trademarks referred to herein are trademarks of their respective representatives will be all.

Material Category Policy

Taiwan VBsemi Electronics Co., Ltd., hereby certify that all of the products are determined to be RoHS compliant and meets the definition of restrictions under Directive of the European Parliament 2011/65 / EU, 2011 Nian. 6. 8 Ri Yue restrict the use of certain hazardous substances in electrical and electronic equipment (EEE) - modification, unless otherwise specified as inconsistent.(www.VBsemi.com)

Please note that some documents may still refer to Taiwan VBsemi RoHS Directive 2002/95 / EC. We confirm that all products identified as consistent with the Directive 2002/95 / EC European Directive 2011/65 /.

Taiwan VBsemi Electronics Co., Ltd. hereby certify that all of its products comply identified as halogen-free halogen-free standards required by the JEDEC JS709A. Please note that some Taiwanese VBsemi documents still refer to the definition of IEC 61249-2-21, and we are sure that all products conform to confirm compliance with IEC 61249-2-21 standard level JS709A.