

J664-VB Datasheet

P-Channel 100 V (D-S) MOSFET


PRODUCT SUMMARY					
V _{DS} (V)	R_{DS(on)} (Ω)	I _D (A)	Q _g (Typ.)		
- 100	0.040 at V _{GS} = - 10 V	- 37	54 nC		
- 100	0.050 at V _{GS} = - 4.5 V	- 32	54 110		

D2PAK (TO-263) G D S

FEATURES

• Trench Power MOSFET





P-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS ($T_A =$	= 25 °C, unless othe	rwise noted)		
Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V _{DS}	- 100	v	
Gate-Source Voltage		V _{GS}	± 20	v
	T _C = 25 °C		- 37	
	T _C = 70 °C		- 29.5	
Continuous Drain Current $(T_J = 150 \ ^{\circ}C)^{b}$	T _A = 25 °C		- 10 ^{b, c}	
	T _A = 70 °C	1	- 8.2 ^{b, c}	A
Pulsed Drain Current		I _{DM}	- 150	A
Continuous Courses Current (Diada Conduction)	T _C = 25 °C		- 50 ^a	
Continuous Source Current (Diode Conduction)	T _A = 25 °C	I _S	- 6.75 ^{b, c}	
Avalanche Current	L = 0.1 mH	I _{AS}	- 35	
Single Pulse Avalanche Energy	L = 0.1 IIIH	E _{AS}	61	mJ
	T _C = 25 °C		113.6	
Mauinum Davier Dissingtion	T _C = 70 °C	P _D	72.7	w
Maximum Power Dissipation	T _A = 25 °C	ГD	6.9 ^{b, c}	vv
	T _A = 70 °C	1 [4.4 ^{b, c}	7
Operating Junction and Storage Temperature Range	•	T _J , T _{stg}	- 55 to 150	°C

THERMAL RESISTANCE RATINGS						
Parameter		Symbol	Limit	Unit		
Junction-to-Ambient	PCB Mount (TO-263) ^c	R _{thJA}	40	°C/W		
Junction-to-Case (Drain)		R _{thJC}	2.1	0/10		

Notes:

a. Package limited.

b. Surface mounted on 1" x 1" FR4 board.

c. t = 10 s.

664-VB					B	vBsemi
	uploss othe	nuico potod)				
SPECIFICATIONS (T _J = 25 °C Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Static				- 71		
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 V, I_{D} = -250 \mu A$	- 100			V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	L 050 A		- 109		N//20
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	- I _D = - 250 μΑ		5.9		mV/°C
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = -250 \ \mu A$	- 1		- 3	V
Gate-Source Leakage	I _{GSS}	$V_{DS} = 0 V, V_{GS} = \pm 20 V$			± 100	nA
Zana Osta Malla na Ducia Osmant	1	$V_{DS} = -100 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$			- 1	
Zero Gate Voltage Drain Current	IDSS	V_{DS} = - 100 V, V_{GS} = 0 V, T_{J} = 55 °C			- 10	μΑ
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, \text{ V}_{GS} = -10 \text{ V}$	- 40			A
	Р	V _{GS} = - 10 V, I _D = - 9.2 A		0.040		
Drain-Source On-State Resistance ^a	R _{DS(on)}	V _{GS} = - 4.5 V, I _D = - 7.7 A		0.050		Ω
Forward Transconductance ^a	9 _{fs}	V _{DS} = - 15 V, I _D = - 9.2 A		38		S
Dynamic ^b	·				•	
Input Capacitance	C _{iss}			3800		
Output Capacitance	C _{oss}	V _{DS} = - 50 V, V _{GS} = 0 V, f = 1 MHz		185		pF
Reverse Transfer Capacitance	C _{rss}			135		
Total Oata Obarra	0	V_{DS} = - 50 V, V_{GS} = - 10 V, I_D = - 9.2 A		106	160	
Total Gate Charge	Qg			54	81	
Gate-Source Charge	Q _{gs}	V_{DS} = - 50 V, V_{GS} = - 4.5 V, I_{D} = - 9.2 A		14		nC
Gate-Drain Charge	Q _{gd}			26		

ouput ouputitation	- 055		100		P
Reverse Transfer Capacitance	C _{rss}	1	135		
Total Gate Charge	Qg	$V_{DS} = -50 \text{ V}, V_{GS} = -10 \text{ V}, I_D = -9.2 \text{ A}$	106	160	
Total Gale Charge			54	81	nC
Gate-Source Charge	Q _{gs}	$V_{DS} = -50 \text{ V}, V_{GS} = -4.5 \text{ V}, I_{D} = -9.2 \text{ A}$	14		nc
Gate-Drain Charge	Q _{gd}		26		
Gate Resistance	Rg	f = 1 MHz	4		Ω
Turn-On Delay Time	t _{d(on)}		15	25	
Rise Time	t _r	$V_{DD} = -50 \text{ V}, \text{ R}_{L} = 6.5 \Omega$	20	30	ns
Turn-Off Delay Time	t _{d(off)}	$I_D \cong$ - 7.7 A, V_{GEN} = - 10 V, R_g = 1 Ω	110	165	
Fall Time	t _f	1	100	150	
Turn-On Delay Time	t _{d(on)}	V_{DD} = - 50 V, R _L = 6.5 Ω I _D ≅ - 7.7 A, V _{GEN} = - 4.5 V, R _g = 1 Ω	42	65	ns
Rise Time	t _r		160	240	
Turn-Off Delay Time	t _{d(off)}		100	150	
Fall Time	t _f	1	100	150	
Drain-Source Body Diode Characteristics	5	· · · · · ·			•
Continuous Source-Drain Diode Current	۱ _S	T _C = 25 °C		- 50	А
Pulse Diode Forward Current ^a	I _{SM}			- 40	A
Body Diode Voltage	V _{SD}	I _S = - 7.7 A	- 0.8	- 1.2	V
Body Diode Reverse Recovery Time	t _{rr}		60	90	ns
Body Diode Reverse Recovery Charge	Q _{rr}		150	225	nC
Reverse Recovery Fall Time	t _a	$I_F = -7.7 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, \text{ T}_J = 25 \text{ °C}$	46		
Reverse Recovery Rise Time	t _b	1	14		ns


Notes:

a. Pulse test; pulse width \leq 300 $\mu s,$ duty cycle \leq 2 %.

b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.






Q_q - Total Gate Charge (nC)

Gate Charge

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)

20




On-Resistance vs. Junction Temperature




10

1000




TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)






TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Single Pulse Power, Junction-to-Ambient

* The power dissipation P_D is based on $T_{J(max.)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.






TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)

Normalized Thermal Transient Impedance, Junction-to-Case



TO-263AB (HIGH VOLTAGE)



Notes

1. Dimensioning and tolerancing per ASME Y14.5M-1994.


2. Dimensions are shown in millimeters (inches).

3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outmost extremes of the plastic body at datum A.

- 4. Thermal PAD contour optional within dimension E, L1, D1 and E1.
- 5. Dimension b1 and c1 apply to base metal only.
- 6. Datum A and B to be determined at datum plane H.
- 7. Outline conforms to JEDEC outline to TO-263AB.



RECOMMENDED MINIMUM PADS FOR D²PAK: 3-Lead



Recommended Minimum Pads Dimensions in Inches/(mm)



Disclaimer

All products due to improve reliability, function or design or for other reasons, product specifications and data are subject to change without notice.

Taiwan VBsemi Electronics Co., Ltd., branches, agents, employees, and all persons acting on its or their representatives (collectively, the "Taiwan VBsemi"), assumes no responsibility for any errors, inaccuracies or incomplete data contained in the table or any other any disclosure of any information related to the product.(www.VBsemi.com)

Taiwan VBsemi makes no guarantee, representation or warranty on the product for any particular purpose of any goods or continuous production. To the maximum extent permitted by applicable law on Taiwan VBsemi relinquished: (1) any application and all liability arising out of or use of any products; (2) any and all liability, including but not limited to special, consequential damages or incidental; (3) any and all implied warranties, including a particular purpose, non-infringement and merchantability guarantee.

Statement on certain types of applications are based on knowledge of the product is often used in a typical application of the general product VBsemi Taiwan demand that the Taiwan VBsemi of. Statement on whether the product is suitable for a particular application is non-binding. It is the customer's responsibility to verify specific product features in the products described in the specification is appropriate for use in a particular application. Parameter data sheets and technical specifications can be provided may vary depending on the application and performance over time. All operating parameters, including typical parameters must be made by customer's technical experts validated for each customer application. Product specifications do not expand or modify Taiwan VBsemi purchasing terms and conditions, including but not limited to warranty herein.

Unless expressly stated in writing, Taiwan VBsemi products are not intended for use in medical, life saving, or life sustaining applications or any other application. Wherein VBsemi product failure could lead to personal injury or death, use or sale of products used in Taiwan VBsemi such applications using client did not express their own risk. Contact your authorized Taiwan VBsemi people who are related to product design applications and other terms and conditions in writing.

The information provided in this document and the company's products without a license, express or implied, by estoppel or otherwise, to any intellectual property rights granted to the VBsemi act or document. Product names and trademarks referred to herein are trademarks of their respective representatives will be all.

Material Category Policy

Taiwan VBsemi Electronics Co., Ltd., hereby certify that all of the products are determined to be oHS compliant and meets the definition of restrictions under Directive of the European Parliament 2011/65 / EU, 2011 Nian. 6. 8 Ri Yue restrict the use of certain hazardous substances in electrical and electronic equipment (EEE) - modification, unless otherwise specified as inconsistent.(www.VBsemi.com)

Please note that some documents may still refer to Taiwan VBsemi RoHS Directive 2002/95 / EC. We confirm that all products identified as consistent with the Directive 2002/95 / EC European Directive 2011/65 /.

Taiwan VBsemi Electronics Co., Ltd. hereby certify that all of its products comply identified as halogen-free halogen-free standards required by the JEDEC JS709A. Please note that some Taiwanese VBsemi documents still refer to the definition of IEC 61249-2-21, and we are sure that all products conform to confirm compliance with IEC 61249-2-21 standard level JS709A.