

HUF75343S3ST-VB Datasheet

N-Channel 60 V (D-S) MOSFET


PRODUCT SUMMARY				
V _{DS}	60	V		
R _{DS(on)} V _{GS} = 10 V	4	mΩ		
ID	150	А		
Configuration	Single			

FEATURES

- Trench power MOSFET
- Package with low thermal resistance
- 100 % R_g and UIS tested







ABSOLUTE MAXIMUM RATINGS (T _c = 25 °C, unless otherwise noted)						
PARAMETER		SYMBOL	LIMIT	UNIT		
Drain-Source Voltage		V _{DS}	60	V		
Gate-Source Voltage		V _{GS}	± 20			
Continuous Drain Current	T _C = 25 °C ª	1	150			
	T _c = 125 °C	- I _D	65			
Continuous Source Current (Diode Conduct	ls	120	А			
Pulsed Drain Current ^b		I _{DM}	350			
Single Pulse Avalanche Current	L = 0.1 mH	I _{AS}	65			
Single Pulse Avalanche Energy	L = 0.1 mm	E _{AS}	211	mJ		
Maximum Power Dissipation ^b	T _C = 25 °C	PD	220	w		
	T _C = 125 °C	ΓD	70	v		
Operating Junction and Storage Temperature Range		T _J , T _{stg}	-55 to +175	°C		

THERMAL RESISTANCE RATINGS						
PARAMETER		SYMBOL	LIMIT	UNIT		
Junction-to-Ambient	PCB Mount ^c	R _{thJA}	40	°C/W		
Junction-to-Case (Drain)		R _{thJC}	0.65	C/W		

Notes

a. Package limited.

b. Pulse test; pulse width \leq 300 µs, duty cycle \leq 2 %.

c. When mounted on 1" square PCB (FR4 material).

PARAMETER	SYMBOL	TES	MIN.	TYP.	MAX.	UNIT		
Static	-1	4			1	1	1	
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} = 0, I _D = 250 μA		60	-	-	v	
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250 μA		2.0		4.0	v	
Gate-Source Leakage	I _{GSS}	$V_{DS} = 0 V, V_{GS} = \pm 20 V$		-	-	± 100	nA	
		V _{GS} = 0 V	V _{DS} = 60 V	-	-	1		
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V	V _{DS} = 60 V, T _J = 125 °C	-	-	50	μA	
		V _{GS} = 0 V	V _{DS} = 60 V, T _J = 175 °C	-	-	250		
On-State Drain Current ^a	I _{D(on)}	V _{GS} = 10 V	$V_{DS} \geq 5 \ V$	120	-	-	A	
		V _{GS} = 10 V	I _D = 30 A	-	4	-	mΩ	
Drain-Source On-State Resistance ^a	R _{DS(on)}	V _{GS} = 10 V	I _D = 30 A, T _J = 125 °C	-	12	-		
		V _{GS} = 10 V	I _D = 30 A, T _J = 175 °C	-	15	-	1	
Forward Transconductance ^b	9 _{fs}	V _{DS} = 15 V, I _D = 30 A		-	94	-	S	
Dynamic ^b	- I					•		
Input Capacitance	C _{iss}			-	-	7000		
Output Capacitance	C _{oss}	V _{GS} = 0 V	V _{DS} = 25 V, f = 1 MHz	-	-	715	pF	
Reverse Transfer Capacitance	C _{rss}	1		-	-	360		
Total Gate Charge ^c	Qg			-	96	145		
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V	V_{DS} = 30 V, I_{D} = 75 A	-	24	-	nC	
Gate-Drain Charge ^c	Q _{gd}	1		-	27	-		
Gate Resistance	Rg	f = 1 MHz		0.3	1	1.7	Ω	
Turn-On Delay Time ^c	t _{d(on)}			-	16	24		
Rise Time ^c	tr	V_{DD} = 30 V, R _L = 0.4 Ω I _D \cong 75 A, V _{GEN} = 10 V, R _g = 1 Ω		-	14	21	- ns	
Turn-Off Delay Time ^c	t _{d(off)}			-	34	51		
Fall Time ^c	t _f			-	9	14		
Source-Drain Diode Ratings and Chara	acteristics ^b							
Pulsed Current ^a	I _{SM}			-	-	450	A	
Forward Voltage	V _{SD}	I _F :	-	0.9	1.5	V		

Notes


a. Pulse test; pulse width \leq 300 $\mu s,$ duty cycle \leq 2 %. b. Guaranteed by design, not subject to production testing.

c. Independent of operating temperature.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




TYPICAL CHARACTERISTICS (T_A = 25 °C, unless otherwise noted)







TYPICAL CHARACTERISTICS (T_A = 25 °C, unless otherwise noted)




Gate Charge




Source Drain Diode Forward Voltage






On-Resistance vs. Junction Temperature




On-Resistance vs. Gate-to-Source Voltage




Drain Source Breakdown vs. Junction Temperature



THERMAL RATINGS (T_A = 25 °C, unless otherwise noted)






Normalized Thermal Transient Impedance, Junction-to-Ambient



THERMAL RATINGS (T_A = 25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Case

Note


The characteristics shown in the two graphs


- Normalized Transient Thermal Impedance Junction-to-Ambient (25 °C)


- Normalized Transient Thermal Impedance Junction to Case (25 °C) are given for general guidelines only to enable the user to get a "ball park" indication of part capabilities. The data are extracted from single pulse transient thermal impedance characteristics which are developed from empirical measurements. The latter is valid for the part mounted on printed circuit board - FR4, size 1" x 1" x 0.062", double sided with 2 oz. copper, 100 % on both sides. The part capabilities can widely vary depending on actual application parameters and operating conditions.



TO-263 (D²PAK): 3-LEAD









DETAIL A (ROTATED 90°)




		INCHES		MILLIN	IETERS	
DIM.		MIN.	MAX.	MIN.	MAX.	
А		0.160	0.190	4.064	4.826	
	b	0.020	0.039	0.508	0.990	
b1		0.020	0.035	0.508	0.889	
	b2	0.045	0.055	1.143	1.397	
с*	Thin lead	0.013	0.018	0.330	0.457	
C	Thick lead	0.023	0.028	0.584	0.711	
c1	Thin lead	0.013	0.017	0.330	0.431	
CI	Thick lead	0.023	0.027	0.584	0.685	
	c2	0.045	0.055	1.143	1.397	
	D	0.340	0.380	8.636	9.652	
D1		0.220	0.240	5.588	6.096	
D2		0.038	0.042	0.965	1.067	
D3		0.045	0.055	1.143	1.397	
D4		0.044	0.052	1.118	1.321	
	E	0.380	0.410	9.652	10.414	
	E1	0.245	-	6.223	-	
E2		0.355	0.375	9.017	9.525	
E3		0.072	0.078	1.829	1.981	
	е	0.100	0.100 BSC		BSC	
	К	0.045	0.055	1.143	1.397	
L		0.575	0.625	14.605	15.875	
L1		0.090	0.110	2.286	2.794	
L2		0.040	0.055	1.016	1.397	
L3		0.050	0.070	1.270	1.778	
	L4	0.010 BSC		0.254 BSC		
М		-	0.002	-	0.050	
ECN: T13-0707-Rev. K, 30-Sep-13 DWG: 5843						

Notes

- 1. Plane B includes maximum features of heat sink tab and plastic.
- 2. No more than 25 % of L1 can fall above seating plane by max. 8 mils.
- 3. Pin-to-pin coplanarity max. 4 mils.
- 4. *: Thin lead is for SUB, SYB.
 - Thick lead is for SUM, SYM, SQM.
- 5. Use inches as the primary measurement.



RECOMMENDED MINIMUM PADS FOR D²PAK: 3-Lead



Recommended Minimum Pads Dimensions in Inches/(mm)



Disclaimer

All products due to improve reliability, function or design or for other reasons, product specifications and data are subject to change without notice.

Taiwan VBsemi Electronics Co., Ltd., branches, agents, employees, and all persons acting on its or their representatives (collectively, the "Taiwan VBsemi"), assumes no responsibility for any errors, inaccuracies or incomplete data contained in the table or any other any disclosure of any information related to the product.(www.VBsemi.com)

Taiwan VBsemi makes no guarantee, representation or warranty on the product for any particular purpose of any goods or continuous production. To the maximum extent permitted by applicable law on Taiwan VBsemi relinquished: (1) any application and all liability arising out of or use of any products; (2) any and all liability, including but not limited to special, consequential damages or incidental; (3) any and all implied warranties, including a particular purpose, non-infringement and merchantability guarantee.

Statement on certain types of applications are based on knowledge of the product is often used in a typical application of the general product VBsemi Taiwan demand that the Taiwan VBsemi of. Statement on whether the product is suitable for a particular application is non-binding. It is the customer's responsibility to verify specific product features in the products described in the specification is appropriate for use in a particular application. Parameter data sheets and technical specifications can be provided may vary depending on the application and performance over time. All operating parameters, including typical parameters must be made by customer's technical experts validated for each customer application. Product specifications do not expand or modify Taiwan VBsemi purchasing terms and conditions, including but not limited to warranty herein.

Unless expressly stated in writing, Taiwan VBsemi products are not intended for use in medical, life saving, or life sustaining applications or any other application. Wherein VBsemi product failure could lead to personal injury or death, use or sale of products used in Taiwan VBsemi such applications using client did not express their own risk. Contact your authorized Taiwan VBsemi people who are related to product design applications and other terms and conditions in writing.

The information provided in this document and the company's products without a license, express or implied, by estoppel or otherwise, to any intellectual property rights granted to the VBsemi act or document. Product names and trademarks referred to herein are trademarks of their respective representatives will be all.

Material Category Policy

Taiwan VBsemi Electronics Co., Ltd., hereby certify that all of the products are determined to be oHS compliant and meets the definition of restrictions under Directive of the European Parliament 2011/65 / EU, 2011 Nian. 6. 8 Ri Yue restrict the use of certain hazardous substances in electrical and electronic equipment (EEE) - modification, unless otherwise specified as inconsistent.(www.VBsemi.com)

Please note that some documents may still refer to Taiwan VBsemi RoHS Directive 2002/95 / EC. We confirm that all products identified as consistent with the Directive 2002/95 / EC European Directive 2011/65 /.

Taiwan VBsemi Electronics Co., Ltd. hereby certify that all of its products comply identified as halogen-free halogen-free standards required by the JEDEC JS709A. Please note that some Taiwanese VBsemi documents still refer to the definition of IEC 61249-2-21, and we are sure that all products conform to confirm compliance with IEC 61249-2-21 standard level JS709A.