

CED830G-VB Datasheet

N-Channel 650V (D-S) Super Junction Power MOSFET


PRODUCT SUMMARY				
V _{DS} (V)	650			
R _{DS(on)} (Ω)	V _{GS} = 10 V 0.95			
Q _g (Max.) (nC)	15			
Q _{gs} (nC)	3			
Q _{gd} (nC)	6			
Configuration	Sing	le		

FEATURES

• Low Gate Charge Q_q Results in Simple Drive Requirement



- Improved Gate, Avalanche and Dynamic dV/dt COMPLIANT Ruggedness
- Fully Characterized Capacitance and Avalanche Voltage and Current
- Compliant to RoHS directive 2002/95/EC



ABSOLUTE MAXIMUM RATINGS T	_C = 25 °C, u	nless otherw	vise noted		
PARAMETER		SYMBOL	LIMIT	UNIT	
Drain-Source Voltage		V _{DS}	650	V	
Gate-Source Voltage		V _{GS}	± 30	v	
Continuous Drain Current ^e	V _{GS} at 10 V	$T_{C} = 25 °C$ $T_{C} = 100 °C$	I	5	
Continuous Drain Current	V _{GS} at 10 V	$T_C = 100 ^{\circ}C$	ID	4	A
Pulsed Drain Current ^a			I _{DM}	16	
Linear Derating Factor				1.67/0.8/0.3	W/°C
Single Pulse Avalanche Energy ^b			E _{AS}	120	mJ
Repetitive Avalanche Current ^a			I _{AR}	34	A
Repetitive Avalanche Energy ^a	_		E _{AR}	17	mJ
Maximum Power Dissipation $T_{C} = 25 \text{ °C}$			PD	205/35/30	W
Peak Diode Recovery dV/dt ^c			dV/dt	4.5	V/ns
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to + 150	℃	
Soldering Recommendations (Peak Temperature) ^d	for	10 s		300	
Mounting Torquo	6-32 or M3 screw			10	lbf ⋅ in
Mounting Torque				1.1	N·m

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11). b. Starting T_J = 25 °C, L = 24 mH, R_G = 25 Ω , I_{AS} = 3.2 A (see fig. 12). c. I_{SD} \leq 3.2 A, dl/dt \leq 90 A/µs, V_{DD} \leq V_{DS}, T_J \leq 150 °C.

d. 1.6 mm from case.

e. Drain current limited by maximum junction temperature.



THERMAL RESISTANCE RA	TINGS	-				1		
PARAMETER	SYMBOL	TYP	·.	MAX.			UNIT	
Maximum Junction-to-Ambient	R _{thJA}	-		62			°C/W	
Maximum Junction-to-Case (Drain)	R _{thJC}	- 3.6/1.2/0.6			0/11			
SPECIFICATIONS T _J = 25 °C,	unless other	wise noted						
PARAMETER	SYMBOL		T CONDITI	ONS	MIN.	TYP.	MAX.	UNIT
Static								
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} :	= 0 V, I _D = 2	50 µA	650	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	Referenc	e to 25 °C, I	_D = 1 mA ^d	-	0.6	-	mV/°
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	= V _{GS} , I _D = 2	50 µA	2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}		V _{GS} = ± 30 V	V	-	-	± 100	nA
Zana Cata Malta na Drain Currant		V _{DS} =	= 650 V, V _{GS}	s = 0 V	-	-	10	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 520 \	/, V _{GS} = 0 V	, T _J = 125 °C	-	-	100	
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D :	= 2.5 A ^b	-	0.95	-	Ω
Forward Transconductance	9 _{fs}	V _{DS}	= 50 V, I _D =	2.5 A	8	-	-	S
Dynamic		·					•	•
Input Capacitance	C _{iss}		V _{GS} = 0 V,		-	320	-	
Output Capacitance	C _{oss}	$V_{GS} = 0 V,$ $V_{DS} = 25 V,$ f = 1.0 MHz, see fig. 5		-	75	-	-	
Reverse Transfer Capacitance	C _{rss}			fig. 5	-	4	-]
Output Canacitanas	C _{oss}	V _{GS} = 0 V	V _{DS} = 1.0	V, f = 1.0 MHz	-	500	-	pF
Dutput Capacitance			V _{DS} = 520	V, f = 1.0 MHz	-	83	-	
Effective Output Capacitance	Coss eff.		$V_{DS} = 0 V \text{ to } 520 V^{c}$		-	14	-	1
Total Gate Charge	Qg				-	-	15	
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V	I _D = 2.5 A	A, V _{DS} = 400 V	-	-	3	nC
Gate-Drain Charge	Q _{gd}	-	see fig	J. 6 and 13 ^b	-	-	6	1
Turn-On Delay Time	t _{d(on)}				-	18	-	1
Rise Time	tr		= 325 V, I _D =		-	40	-	ns
Turn-Off Delay Time	t _{d(off)}	$ R_{G} =$	9.1 Ω , R _D = see fig. 10 ^b		-	50	-	
Fall Time	t _f		-		-	30	-	
Drain-Source Body Diode Characteristic	cs						•	•
Continuous Source-Drain Diode Current	١ _S	MOSFET symbol showing the			-	-	5	
Pulsed Diode Forward Current ^a	I _{SM}	p - n junction diode		-	-	16	A	
Body Diode Voltage	V _{SD}	$T_J = 25 \text{ °C}, I_S = 3.2 \text{ A}, V_{GS} = 0 \text{ V}^{b}$		-	-	1.5	V	
Body Diode Reverse Recovery Time	t _{rr}	$- T_{J} = 25 \text{ °C}, I_{F} = 3.2 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s}^{b}$		-	180	-	ns	
Body Diode Reverse Recovery Charge	Q _{rr}			-	2.1	3.2	μC	
Forward Turn-On Time	t _{on}	Intrinsic tu	urn-on time i	s negligible (turn	-on is dor	ninated b	v Ls and	<u>ا</u> ا

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 µs; duty cycle \leq 2 %.

c. C_{oss} eff. is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 % to 80 % V_{DS} .

d. t = 60 s, f = 60 Hz.



V DS= 100V

7.0


20µs PULSE WIDTH

8.0

9.0

=10V

VGS



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage





Fig. 7 - Typical Source-Drain Diode Forward Voltage








Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit






Fig. 10b - Switching Time Waveforms










Fig. 12a - Unclamped Inductive Test Circuit










Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 12d - Typical Drain-to Source Voltage vs. Avalanche Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit






Peak Diode Recovery dV/dt Test Circuit

* V_{GS} = 5 V for logic level devices

Fig. 14 - For N-Channel



TO-251AA (DPAK)



Note: Dimension L3 is for reference only.

	MILLIN	IETERS	INCHES		
Dim	Min	Max	Min	Max	
Α	2.21	2.38	0.087	0.094	
A1	0.89	1.14	0.035	0.045	
b	0.71	0.89	0.028	0.035	
b1	0.76	1.14	0.030	0.045	
b2	5.23	5.43	0.206	0.214	
С	0.46	0.58	0.018	0.023	
c1	0.46	0.58	0.018	0.023	
D	5.97	6.22	0.235	0.245	
Е	6.48	6.73	0.255	0.265	
е	2.28 BSC		0.090 BSC		
L	8.89	9.53	0.350	0.375	
L1	1.91	2.28	0.075	0.090	
L2	0.89	1.27	0.035	0.050	
L3	1.15	1.52	0.045	0.060	
ECN: S-0 DWG: 53	3946—Rev. I 346	E, 09-Jul-01			



Disclaimer

All products due to improve reliability, function or design or for other reasons, product specifications and data are subject to change without notice.

Taiwan VBsemi Electronics Co., Ltd., branches, agents, employees, and all persons acting on its or their representatives (collectively, the "Taiwan VBsemi"), assumes no responsibility for any errors, inaccuracies or incomplete data contained in the table or any other any disclosure of any information related to the product.(www.VBsemi.com)

Taiwan VBsemi makes no guarantee, representation or warranty on the product for any particular purpose of any goods or continuous production. To the maximum extent permitted by applicable law on Taiwan VBsemi relinquished: (1) any application and all liability arising out of or use of any products; (2) any and all liability, including but not limited to special, consequential damages or incidental; (3) any and all implied warranties, including a particular purpose, non-infringement and merchantability guarantee.

Statement on certain types of applications are based on knowledge of the product is often used in a typical application of the general product VBsemi Taiwan demand that the Taiwan VBsemi of. Statement on whether the product is suitable for a particular application is non-binding. It is the customer's responsibility to verify specific product features in the products described in the specification is appropriate for use in a particular application. Parameter data sheets and technical specifications can be provided may vary depending on the application and performance over time. All operating parameters, including typical parameters must be made by customer's technical experts validated for each customer application. Product specifications do not expand or modify Taiwan VBsemi purchasing terms and conditions, including but not limited to warranty herein.

Unless expressly stated in writing, Taiwan VBsemi products are not intended for use in medical, life saving, or life sustaining applications or any other application. Wherein VBsemi product failure could lead to personal injury or death, use or sale of products used in Taiwan VBsemi such applications using client did not express their own risk. Contact your authorized Taiwan VBsemi people who are related to product design applications and other terms and conditions in writing.

The information provided in this document and the company's products without a license, express or implied, by estoppel or otherwise, to any intellectual property rights granted to the VBsemi act or document. Product names and trademarks referred to herein are trademarks of their respective representatives will be all.

Material Category Policy

Taiwan VBsemi Electronics Co., Ltd., hereby certify that all of the products are determined to be RoHS compliant and meets the definition of restrictions under Directive of the European Parliament 2011/65 / EU, 2011 Nian. 6. 8 Ri Yue restrict the use of certain hazardous substances in electrical and electronic equipment (EEE) - modification, unless otherwise specified as inconsistent.(www.VBsemi.com)

Please note that some documents may still refer to Taiwan VBsemi RoHS Directive 2002/95 / EC. We confirm that all products identified as consistent with the Directive 2002/95 / EC European Directive 2011/65 /.

Taiwan VBsemi Electronics Co., Ltd. hereby certify that all of its products comply identified as halogen-free halogen-free standards required by the JEDEC JS709A. Please note that some Taiwanese VBsemi documents still refer to the definition of IEC 61249-2-21, and we are sure that all products conform to confirm compliance with IEC 61249-2-21 standard level JS709A.