



# SiHF22N60S-VB Datasheet

# N-Channel 650 V (D-S) Super Junction Power MOSFET

PRODUCT SUMMARY					
V <sub>DS</sub> (V) at T <sub>J</sub> max.	650	)			
R <sub>DS(on)</sub> at 25 °C (Ω)	$V_{GS} = 10 V$	0.19			
Q <sub>g</sub> Typ. (nC)	106	5			
Q <sub>gs</sub> (nC)	14				
Q <sub>gd</sub> (nC)	33				
Configuration	Single				

#### **TO-220 FULLPAK**





### **FEATURES**

- Low figure-of-merit (FOM) Ron x Qa
- Low input capacitance (Ciss)
- · Reduced switching and conduction losses
- Ultra low gate charge (Q<sub>q</sub>)
- Avalanche energy rated (UIS)

## **APPLICATIONS**

- Server and telecom power supplies
- Switch mode power supplies (SMPS)
- Power factor correction power supplies (PFC)
- Lighting
  - High-intensity discharge (HID)
  - Fluorescent ballast lighting
- Industrial

ABSOLUTE MAXIMUM RATINGS (T <sub>C</sub>	= 25 °C, unl	ess otherwis	se noted)		
PARAMETER			SYMBOL	LIMIT	UNIT
Drain-Source Voltage			V <sub>DS</sub>	650	V
Gate-Source Voltage			V <sub>GS</sub>	± 30	v
Continuous Drain Current (TJ = 150 °C)	V <sub>GS</sub> at 10 V	T <sub>C</sub> = 25 °C T <sub>C</sub> = 100 °C	1-	20	
Continuous Drain Current (1) = 150°C)	VGS at 10 V	T <sub>C</sub> = 100 °C	I <sub>D</sub>	13	А
Pulsed Drain Current <sup>a</sup>			I <sub>DM</sub>	53	
Linear Derating Factor				1.67/1.5/0.3	W/°C
Single Pulse Avalanche Energy <sup>b</sup>			E <sub>AS</sub>	360	mJ
Maximum Power Dissipation			PD	200	W
Operating Junction and Storage Temperature Range	e		T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C
Drain-Source Voltage Slope	$T_{\rm J} = 1$	25 °C	d\//dt	50	1//22
Reverse Diode dV/dt <sup>d</sup>			dV/dt	3.1	V/ns
Soldering Recommendations (Peak Temperature) <sup>c</sup>	for	10 s		300	°C

#### Notes

a. Repetitive rating; pulse width limited by maximum junction temperature. b. V<sub>DD</sub> = 50 V, starting T<sub>J</sub> = 25 °C, L = 28.2 mH, R<sub>g</sub> = 25  $\Omega$ , I<sub>AS</sub> = 4.5 A. c. 1.6 mm from case. d. I<sub>SD</sub> ≤ I<sub>D</sub>, dI/dt = 100 A/µs, starting T<sub>J</sub> = 25 °C.





THERMAL RESISTANCE RATI	NGS							
PARAMETER	SYMBOL	TYP.		MAX.			UNIT	
Maximum Junction-to-Ambient	R <sub>thJA</sub>	-		62			00.00	
Maximum Junction-to-Case (Drain)	R <sub>thJC</sub>	-		0.5			°C/W	
	•							
<b>SPECIFICATIONS</b> (T <sub>J</sub> = 25 $^{\circ}$ C, u	Inless otherwi	se noted)						
PARAMETER	SYMBOL	TES	CONDIT	IONS	MIN.	TYP.	MAX.	UNIT
Static					1	1	<u> </u>	
Drain-Source Breakdown Voltage	V <sub>DS</sub>	V <sub>GS</sub> =	= 0 V, I <sub>D</sub> =	250 µA	650	-	-	V
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	e to 25 °C,	I <sub>D</sub> = 1 mA	-	0.67	-	V/°C
Gate-Source Threshold Voltage (N)	V <sub>GS(th)</sub>	V <sub>DS</sub> =	$V_{GS}, I_D =$	250 µA	2	-	5	V
		$V_{GS} = \pm 20 \text{ V}$		-	-	± 100	nA	
Gate-Source Leakage	I <sub>GSS</sub>		$V_{GS} = \pm 30 \text{ V}$		-	-	± 1	μA
Zara Cata Valtaga Drain Current	1	V <sub>DS</sub> =	= 520 V, V <sub>G</sub>	<sub>iS</sub> = 0 V	-	-	1	
Zero Gate Voltage Drain Current	IDSS	V <sub>DS</sub> = 520 V	$V_{DS} = 520 \text{ V}, \text{ V}_{GS} = 0 \text{ V}, \text{ T}_{\text{J}} = 125 \text{ °C}$		-	-	500	μA
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	$V_{GS} = 10 V$	I	<sub>D</sub> = 11 A	-	0.19	-	Ω
Forward Transconductance	9 <sub>fs</sub>	V <sub>DS</sub>	= 30 V, I <sub>D</sub> :	= 11 A	-	7.0	-	S
Dynamic					-	-		-
Input Capacitance	C <sub>iss</sub>		V <sub>GS</sub> = 0 V		-	2322	-	
Output Capacitance	C <sub>oss</sub>		$V_{\rm DS} = 100$	V,	-	105	-	
Reverse Transfer Capacitance	C <sub>rss</sub>		f = 1 MH:	Ζ	-	4	-	
Effective Output Capacitance, Energy Related <sup>a</sup>	C <sub>o(er)</sub>	V 0)		V OV	-	84	-	pF
Effective Output Capacitance, Time Related <sup>b</sup>	C <sub>o(tr)</sub>	$v_{\rm DS} = 0.0$	' to 520 V,	v <sub>GS</sub> = 0 v	-	293	-	
Total Gate Charge	Qg				-	71	106	
Gate-Source Charge	Q <sub>gs</sub>	$V_{GS} = 10 V$	$V_{GS} = 10 \text{ V}$ $I_D = 11 \text{ A}, V_{DS} = 520 \text{ V}$		-	14	-	nC
Gate-Drain Charge	Q <sub>gd</sub>				-	33	-	1
Turn-On Delay Time	t <sub>d(on)</sub>	$V_{DD}$ = 520 V, $I_D$ = 11 A, $V_{GS}$ = 10 V, $R_g$ = 9.1 $\Omega$		-	22	44	- ns	
Rise Time	t <sub>r</sub>			-	34	68		
Turn-Off Delay Time	t <sub>d(off)</sub>			-	68	102		
Fall Time	t <sub>f</sub>				-	42	84	
Gate Input Resistance	R <sub>g</sub>	f = 1	MHz, ope	n drain	-	0.78	-	Ω
Drain-Source Body Diode Characteristic	cs							
Continuous Source-Drain Diode Current	I <sub>S</sub>	MOSFET syml showing the	loc		-	-	21	
Pulsed Diode Forward Current	I <sub>SM</sub>	integral revers p - n junction			-	-	53	A
Diode Forward Voltage	V <sub>SD</sub>	T <sub>.1</sub> = 25 °C	C, I <sub>S</sub> = 11 A	A, V <sub>GS</sub> = 0 V	-	0.9	1.2	V
Reverse Recovery Time	t <sub>rr</sub>		-		-	160	-	ns
Reverse Recovery Charge	Q <sub>rr</sub>		5 °C, I <sub>F</sub> = I		-	1.2	-	μC
Reverse Recovery Current	I <sub>RRM</sub>	= ai/at =	100 A/µs, '	v <sub>R</sub> = 25 V		14		•

#### Notes

a.  $C_{oss(er)}$  is a fixed capacitance that gives the same energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 % to 80 %  $V_{DSS}$ . b.  $C_{oss(tr)}$  is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 % to 80 %  $V_{DSS}$ .



## TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 -  $C_{oss}$  and  $E_{oss}$  vs.  $V_{DS}$ 






Fig. 7 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Typical Source-Drain Diode Forward Voltage




Fig. 9 - Maximum Safe Operating Area




Fig. 10 - Maximum Drain Current vs. Case Temperature



Fig. 11 - Temperature vs. Drain-to-Source Voltage






Fig. 12 - Normalized Thermal Transient Impedance, Junction-to-Case




Fig. 13 - Switching Time Test Circuit




Fig. 14 - Switching Time Waveforms




Fig. 15 - Unclamped Inductive Test Circuit




Fig. 16 - Unclamped Inductive Waveforms






Fig. 17 - Basic Gate Charge Waveform





## **TO-220 FULLPAK (HIGH VOLTAGE)**



MIN.     4.570     2.570     2.510     0.622     1.229     1.229     0.440     8.650     15.88	MAX.     4.830     2.830     2.850     0.890     1.400     0.629     9.800	MIN.     0.180     0.101     0.099     0.024     0.048     0.048     0.017     0.341	MAX. 0.190 0.111 0.112 0.035 0.055 0.055 0.055 0.025 0.386
2.570 2.510 0.622 1.229 1.229 0.440 8.650	2.830 2.850 0.890 1.400 1.400 0.629 9.800	0.101 0.099 0.024 0.048 0.048 0.048	0.111 0.112 0.035 0.055 0.055 0.055 0.025
2.510 0.622 1.229 1.229 0.440 8.650	2.850 0.890 1.400 1.400 0.629 9.800	0.099 0.024 0.048 0.048 0.017	0.112 0.035 0.055 0.055 0.025
0.622 1.229 1.229 0.440 8.650	0.890 1.400 1.400 0.629 9.800	0.024 0.048 0.048 0.017	0.035 0.055 0.055 0.025
1.229   1.229   0.440   8.650	1.400 1.400 0.629 9.800	0.048 0.048 0.017	0.055 0.055 0.025
1.229 0.440 8.650	1.400 0.629 9.800	0.048 0.017	0.055 0.025
0.440 8.650	0.629 9.800	0.017	0.025
8.650	9.800		
		0.341	0.386
15.88	16 100		0.000
	16.120	0.622	0.635
12.300	12.920	0.484	0.509
10.360	10.630	0.408	0.419
2.54	4 BSC	0.100	BSC
13.200	13.730	0.520	0.541
3.100	3.500	0.122	0.138
6.050	6.150	0.238	0.242
3.050	3.450	0.120	0.136
2.400	2.500	0.094	0.098
0.400	0.500	0.016	0.020
	10.360 2.54 13.200 3.100 6.050 3.050 2.400	10.360   10.630     2.54 BSC   13.730     3.100   3.500     6.050   6.150     3.050   3.450     2.400   2.500	10.360   10.630   0.408     2.54 BSC   0.100     13.200   13.730   0.520     3.100   3.500   0.122     6.050   6.150   0.238     3.050   3.450   0.120     2.400   2.500   0.094

Notes

1. To be used only for process drawing. 2. These dimensions apply to all TO-220, FULLPAK leadframe versions 3 leads. 3. All critical dimensions should C meet  $C_{pk} > 1.33$ . 4. All dimensions include burrs and plating thickness. 5. No chipping or package damage.



# Disclaimer

All products due to improve reliability, function or design or for other reasons, product specifications and data are subject to change without notice.

Taiwan VBsemi Electronics Co., Ltd., branches, agents, employees, and all persons acting on its or their representatives (collectively, the "Taiwan VBsemi"), assumes no responsibility for any errors, inaccuracies or incomplete data contained in the table or any other any disclosure of any information related to the product.(www.VBsemi.com)

Taiwan VBsemi makes no guarantee, representation or warranty on the product for any particular purpose of any goods or continuous production. To the maximum extent permitted by applicable law on Taiwan VBsemi relinquished: (1) any application and all liability arising out of or use of any products; (2) any and all liability, including but not limited to special, consequential damages or incidental; (3) any and all implied warranties, including a particular purpose, non-infringement and merchantability guarantee.

Statement on certain types of applications are based on knowledge of the product is often used in a typical application of the general product VBsemi Taiwan demand that the Taiwan VBsemi of. Statement on whether the product is suitable for a particular application is non-binding. It is the customer's responsibility to verify specific product features in the products described in the specification is appropriate for use in a particular application. Parameter data sheets and technical specifications can be provided may vary depending on the application and performance over time. All operating parameters, including typical parameters must be made by customer's technical experts validated for each customer application. Product specifications do not expand or modify Taiwan VBsemi purchasing terms and conditions, including but not limited to warranty herein.

Unless expressly stated in writing, Taiwan VBsemi products are not intended for use in medical, life saving, or life sustaining applications or any other application. Wherein VBsemi product failure could lead to personal injury or death, use or sale of products used in Taiwan VBsemi such applications using client did not express their own risk. Contact your authorized Taiwan VBsemi people who are related to product design applications and other terms and conditions in writing.

The information provided in this document and the company's products without a license, express or implied, by estoppel or otherwise, to any intellectual property rights granted to the VBsemi act or document. Product names and trademarks referred to herein are trademarks of their respective representatives will be all.

# **Material Category Policy**

Taiwan VBsemi Electronics Co., Ltd., hereby certify that all of the products are determined to be RoHS compliant and meets the definition of restrictions under Directive of the European Parliament 2011/65 / EU, 2011 Nian. 6. 8 Ri Yue restrict the use of certain hazardous substances in electrical and electronic equipment (EEE) - modification, unless otherwise specified as inconsistent.(www.VBsemi.com)

Please note that some documents may still refer to Taiwan VBsemi RoHS Directive 2002/95 / EC. We confirm that all products identified as consistent with the Directive 2002/95 / EC European Directive 2011/65 /.

Taiwan VBsemi Electronics Co., Ltd. hereby certify that all of its products comply identified as halogen-free halogen-free standards required by the JEDEC JS709A. Please note that some Taiwanese VBsemi documents still refer to the definition of IEC 61249-2-21, and we are sure that all products conform to confirm compliance with IEC 61249-2-21 standard level JS709A.