

# CMF5950-VB Datasheet P-Channel 100 V (D-S) 175 °C MOSFET


PRODUCT SUMMARY			
V <sub>DS</sub> (V)	- 100		
$R_{DS(on)}(\Omega)$ at $V_{GS} = -10 \text{ V}$	0.033		
$R_{DS(on)}(\Omega)$ at $V_{GS} = -4.5 \text{ V}$	0.037		
I <sub>D</sub> (A)	- 50		
Configuration	Single		


### **FEATURES**

- Halogen-free According to IEC 61249-2-21 Definition
- Trench Power MOSFET
- Package with Low Thermal Resistance
- 100 % R<sub>g</sub> and UIS Tested
- Compliant to RoHS Directive 2002/95/EC









ABSOLUTE MAXIMUM RATINGS (T <sub>C</sub>	= 25 °C, unles	s otherwise noted	d)	
PARAMETER		SYMBOL	LIMIT	UNIT
Drain-Source Voltage		$V_{DS}$	- 100	V
Gate-Source Voltage		$V_{GS}$	± 20 - 50 - 30	
Continuous Drain Current	T <sub>C</sub> = 25 °C	ı	- 50	
Continuous Drain Current	T <sub>C</sub> = 125 °C	I <sub>D</sub>	- 30	
Continuous Source Current (Diode Conduction) <sup>a</sup>		I <sub>S</sub>	- 50	Α
Pulsed Drain Current <sup>b</sup>		I <sub>DM</sub>	- 180	
Single Pulse Avalanche Current	L = 0.1 mH	I <sub>AS</sub>	- 44	
Single Pulse Avalanche Energy	L=0.1 min	E <sub>AS</sub>	96	mJ
Marrian on Darran Disain stiers	T <sub>C</sub> = 25 °C	D <sub>-</sub>	68	W
Maximum Power Dissipation <sup>b</sup>	T <sub>C</sub> = 125 °C	$P_{D}$	35	VV
Operating Junction and Storage Temperature Rang	е	T <sub>J</sub> , T <sub>stg</sub>	- 55 to + 175	°C

THERMAL RESISTANCE RATINGS					
PARAMETER		SYMBOL	LIMIT	UNIT	
Junction-to-Ambient	PCB Mount <sup>c</sup>	$R_{thJA}$	50	°C/W	
Junction-to-Case (Drain)		R <sub>thJC</sub>	1.1	C/VV	

#### Notes

- a. Package limited.
- b. Pulse test; pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2 %.
- c. When mounted on 1" square PCB (FR-4 material).
- d. Parametric verification ongoing.

服务热线:400-655-8788

1



SPECIFICATIONS ( $T_C = 25  ^{\circ}C$ ,	unless otherv	vise noted)					
PARAMETER	SYMBOL	TES	T CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static							
Drain-Source Breakdown Voltage	V <sub>DS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = - 250 μA		- 100		-	V
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =	V <sub>GS</sub> , I <sub>D</sub> = - 250 μA	- 1.0	-	-2.5	7 V
Gate-Source Leakage	I <sub>GSS</sub>	V <sub>DS</sub> =	$0 \text{ V}, \text{ V}_{GS} = \pm 20 \text{ V}$	1	-	± 100	nA
		$V_{GS} = 0 V$	V <sub>DS</sub> = - 100 V	-	-	- 1	μΑ
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 V$	V <sub>DS</sub> = - 100 V, T <sub>J</sub> = 125 °C	ı	-	- 50	
		$V_{GS} = 0 V$	V <sub>DS</sub> = - 100 V, T <sub>J</sub> = 175 °C	1	-	- 250	
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{GS} = -10 \text{ V}$	$V_{DS} \le -5 V$	- 30	-	-	Α
		V <sub>GS</sub> = - 10 V	I <sub>D</sub> = - 9.2 A	1	0.033	-	- Ω - S
Drain Cauras On State Posietones	B	$V_{GS} = -10 \text{ V}$	I <sub>D</sub> = - 9.2 A, T <sub>J</sub> = 125 °C	ı	0.074	-	
Drain-Source On-State Resistance <sup>a</sup>	R <sub>DS(on)</sub>	V <sub>GS</sub> = - 10 V	I <sub>D</sub> = - 9.2 A, T <sub>J</sub> = 175 °C	-	0.093	-	
		V <sub>GS</sub> = - 4.5 V	I <sub>D</sub> = - 7.7 A	-	0.037	-	
Forward Transconductance <sup>b</sup>	9fs	V <sub>DS</sub> =	- 15 V, I <sub>D</sub> = - 9.2 A	-	35	-	S
Dynamic <sup>b</sup>							
Input Capacitance	C <sub>iss</sub>			-	4433	5545	
Output Capacitance	C <sub>oss</sub>	$V_{GS} = 0 V$	V <sub>DS</sub> = - 25 V, f = 1 MHz	-	301	380	pF
Reverse Transfer Capacitance	C <sub>rss</sub>			-	208	260	
Total Gate Charge <sup>c</sup>	Qg			-	96	144	
Gate-Source Charge <sup>c</sup>	$Q_{gs}$	V <sub>GS</sub> = - 10 V	$V_{DS} = -50V, I_{D} = -9.2 A$	-	8.4	-	nC
Gate-Drain Charge <sup>c</sup>	Q <sub>gd</sub>			-	23.5	-	
Gate Resistance	R <sub>g</sub>	f = 1 MHz		1.5	3.13	4.7	Ω
Turn-On Delay Time <sup>c</sup>	t <sub>d(on)</sub>			-	11	17	
Rise Time <sup>c</sup>	t <sub>r</sub>	$V_{DD} =$	- 50 V, $R_L = 6.49 \Omega$	-	11	17	
Turn-Off Delay Time <sup>c</sup>	t <sub>d(off)</sub>	$I_D \cong -7.7 \text{ A, } V_{GEN} = -10 \text{ V, R}_g = 1.0 \Omega$		117	ns		
Fall Time <sup>c</sup>	t <sub>f</sub>	7		-	15	23	1
Source-Drain Diode Ratings and Char	acteristics <sup>b</sup>						
Pulsed Current <sup>a</sup>	I <sub>SM</sub>			-	-	- 150	Α
Forward Voltage	V <sub>SD</sub>	I <sub>F</sub> =	- 7.7 A, V <sub>GS</sub> = 0 V	-	- 0.8	- 1.5	V


### Notes

- a. Pulse test; pulse width  $\leq 300~\mu s,$  duty cycle  $\leq 2~\%.$
- b. Guaranteed by design, not subject to production testing.
- c. Independent of operating temperature.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




## **TYPICAL CHARACTERISTICS** ( $T_A = 25$ °C, unless otherwise noted)







### **TYPICAL CHARACTERISTICS** ( $T_A = 25 \, ^{\circ}\text{C}$ , unless otherwise noted)



### **Gate Charge**




#### **Source Drain Diode Forward Voltage**




### 2.5 $I_D = 9.2 \text{ A}$ R<sub>DS(on)</sub> - On-Resistance (Normalized) $V_{GS} = 10 \text{ V}$ 2.0 $V_{GS} = 4.5 \text{ V}$ 1.5 1.0 0.5 - 50 - 25 25 50 75 100 125

## 




On-Resistance vs. Gate-to-Source Voltage




**Drain Source Breakdown vs. Junction Temperature** 



### **THERMAL RATINGS** ( $T_A = 25$ °C, unless otherwise noted)




Safe Operating Area



Normalized Thermal Transient Impedance, Junction-to-Case



### THERMAL RATINGS (T<sub>A</sub> = 25 °C, unless otherwise noted)




### Normalized Thermal Transient Impedance, Junction-to-Ambient

#### Note

- The characteristics shown in the two graphs
  - Normalized Transient Thermal Impedance Junction to Ambient (25 °C)
  - Normalized Transient Thermal Impedance Junction to Case (25 °C) are given for general guidelines only to enable the user to get a "ball park" indication of part capabilities. The data are extracted from single pulse transient thermal impedance characteristics which are developed from empirical measurements. The latter is valid for the part mounted on printed circuit board FR4, size 1" x 1" x 0.062", double sided with 2 oz. copper, 100 % on both sides. The part capabilities can widely vary depending on actual application parameters and operating conditions.



### **TO-220 FULLPAK**



MIN.	MAX.	MIN.	B4 4 3/
		IVIIIV.	MAX.
4.570	4.830	0.180	0.190
2.570	2.830	0.101	0.111
2.510	2.850	0.099	0.112
0.622	0.890	0.024	0.035
1.229	1.400	0.048	0.055
1.229	1.400	0.048	0.055
0.440	0.629	0.017	0.025
8.650	9.800	0.341	0.386
15.88	16.120	0.622	0.635
12.300	12.920	0.484	0.509
10.360	10.630	0.408	0.419
2.54 BSC		0.100 BSC	
13.200	13.730	0.520	0.541
3.100	3.500	0.122	0.138
6.050	6.150	0.238	0.242
3.050	3.450	0.120	0.136
2.400	2.500	0.094	0.098
0.400	0.500	0.016	0.020
	2.510 0.622 1.229 1.229 0.440 8.650 15.88 12.300 10.360 2.54 13.200 3.100 6.050 3.050 2.400	2.510  2.850    0.622  0.890    1.229  1.400    1.229  1.400    0.440  0.629    8.650  9.800    15.88  16.120    12.300  12.920    10.360  10.630    2.54 BSC    13.200  13.730    3.100  3.500    6.050  6.150    3.050  3.450    2.400  2.500    0.400  0.500	2.510      2.850      0.099        0.622      0.890      0.024        1.229      1.400      0.048        1.229      1.400      0.048        0.440      0.629      0.017        8.650      9.800      0.341        15.88      16.120      0.622        12.300      12.920      0.484        10.360      10.630      0.408        2.54 BSC      0.100        13.200      13.730      0.520        3.100      3.500      0.122        6.050      6.150      0.238        3.050      3.450      0.120        2.400      2.500      0.094        0.400      0.500      0.016

### Notes

- To be used only for process drawing.
  These dimensions apply to all TO-220, FULLPAK leadframe versions 3 leads.
  All critical dimensions should C meet C<sub>pk</sub> > 1.33.
  All dimensions include burrs and plating thickness.
  No chipping or package damage.



# **Disclaimer**

All products due to improve reliability, function or design or for other reasons, product specifications and data are subject to change without notice.

Taiwan VBsemi Electronics Co., Ltd., branches, agents, employees, and all persons acting on its or their representatives (collectively, the "Taiwan VBsemi"), assumes no responsibility for any errors, inaccuracies or incomplete data contained in the table or any other any disclosure of any information related to the product.(www.VBsemi.com)

Taiwan VBsemi makes no guarantee, representation or warranty on the product for any particular purpose of any goods or continuous production. To the maximum extent permitted by applicable law on Taiwan VBsemi relinquished: (1) any application and all liability arising out of or use of any products; (2) any and all liability, including but not limited to special, consequential damages or incidental; (3) any and all implied warranties, including a particular purpose, non-infringement and merchantability guarantee.

Statement on certain types of applications are based on knowledge of the product is often used in a typical application of the general product VBsemi Taiwan demand that the Taiwan VBsemi of. Statement on whether the product is suitable for a particular application is non-binding. It is the customer's responsibility to verify specific product features in the products described in the specification is appropriate for use in a particular application. Parameter data sheets and technical specifications can be provided may vary depending on the application and performance over time. All operating parameters, including typical parameters must be made by customer's technical experts validated for each customer application. Product specifications do not expand or modify Taiwan VBsemi purchasing terms and conditions, including but not limited to warranty herein.

Unless expressly stated in writing, Taiwan VBsemi products are not intended for use in medical, life saving, or life sustaining applications or any other application. Wherein VBsemi product failure could lead to personal injury or death, use or sale of products used in Taiwan VBsemi such applications using client did not express their own risk. Contact your authorized Taiwan VBsemi people who are related to product design applications and other terms and conditions in writing.

The information provided in this document and the company's products without a license, express or implied, by estoppel or otherwise, to any intellectual property rights granted to the VBsemi act or document. Product names and trademarks referred to herein are trademarks of their respective representatives will be all.

## **Material Category Policy**

Taiwan VBsemi Electronics Co., Ltd., hereby certify that all of the products are determined to be oHS compliant and meets the definition of restrictions under Directive of the European Parliament 2011/65 / EU, 2011 Nian. 6. 8 Ri Yue restrict the use of certain hazardous substances in electrical and electronic equipment (EEE) - modification, unless otherwise specified as inconsistent.(www.VBsemi.com)

Please note that some documents may still refer to Taiwan VBsemi RoHS Directive 2002/95 / EC. We confirm that all products identified as consistent with the Directive 2002/95 / EC European Directive 2011/65 /.

Taiwan VBsemi Electronics Co., Ltd. hereby certify that all of its products comply identified as halogen-free halogen-free standards required by the JEDEC JS709A. Please note that some Taiwanese VBsemi documents still refer to the definition of IEC 61249-2-21, and we are sure that all products conform to confirm compliance with IEC 61249-2-21 standard level JS709A.