

# FDMS039N08B-VB Datasheet

## N-Channel 80 V (D-S) MOSFET

<b>PRODUCT SUMMARY</b>			
<b>V<sub>DS</sub> (V)</b>	<b>R<sub>DS(on)</sub> (Ω)</b>	<b>I<sub>D</sub> (A)<sup>a</sup></b>	<b>Q<sub>g</sub> (Typ.)</b>
80	0.0048 at V <sub>GS</sub> = 10 V	60	25 nC
	0.0050 at V <sub>GS</sub> = 7.5 V	60	
	0.0064 at V <sub>GS</sub> = 4.5 V	60	




### FEATURES

- Trench power MOSFET
- 100 % R<sub>g</sub> and UIS tested



### APPLICATIONS

- Primary side switching
- Synchronous rectification
- DC/AC inverters



N-Channel MOSFET

<b>ABSOLUTE MAXIMUM RATINGS</b> (T <sub>A</sub> = 25 °C, unless otherwise noted)				
Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V <sub>DS</sub>	80	V	
Gate-Source Voltage	V <sub>GS</sub>	± 20		
Continuous Drain Current (T <sub>J</sub> = 150 °C)	T <sub>C</sub> = 25 °C	I <sub>D</sub>	60 <sup>a</sup>	A
	T <sub>C</sub> = 70 °C		60 <sup>a</sup>	
	T <sub>A</sub> = 25 °C		23.8 <sup>b, c</sup>	
	T <sub>A</sub> = 70 °C		19 <sup>b, c</sup>	
Pulsed Drain Current (t = 300 μs)	I <sub>DM</sub>	100		
Continuous Source-Drain Diode Current	T <sub>C</sub> = 25 °C	I <sub>S</sub>	60 <sup>a</sup>	
	T <sub>A</sub> = 25 °C		5.6 <sup>b, c</sup>	
Single Pulse Avalanche Current	I <sub>AS</sub>	35		
Single Pulse Avalanche Energy	E <sub>AS</sub>	61	mJ	
Maximum Power Dissipation	T <sub>C</sub> = 25 °C	P <sub>D</sub>	104	W
	T <sub>C</sub> = 70 °C		66.6	
	T <sub>A</sub> = 25 °C		6.25 <sup>b, c</sup>	
	T <sub>A</sub> = 70 °C		4 <sup>b, c</sup>	
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 150		°C
Soldering Recommendations (Peak Temperature) <sup>d, e</sup>		260		

<b>THERMAL RESISTANCE RATINGS</b>					
Parameter	Symbol	Typical	Maximum	Unit	
Maximum Junction-to-Ambient <sup>b, f</sup>	t ≤ 10 s	R <sub>thJA</sub>	15	20	°C/W
Maximum Junction-to-Case (Drain)	Steady State	R <sub>thJC</sub>	0.9	1.2	

#### Notes


- a. Package limited.
- b. Surface mounted on 1" x 1" FR4 board.
- c. t = 10 s.
- d. The DFN 5X6 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework conditions: Manual soldering with a soldering iron is not recommended for leadless components.
- f. Maximum under steady state conditions is 54 °C/W.

<b>SPECIFICATIONS</b> ( $T_J = 25^\circ\text{C}$ , unless otherwise noted)							
Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit	
<b>Static</b>							
Drain-Source Breakdown Voltage	$V_{DS}$	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	80	-	-	V	
$V_{DS}$ Temperature Coefficient	$\Delta V_{DS}/T_J$	$I_D = 250 \mu\text{A}$	-	47	-	mV/ $^\circ\text{C}$	
$V_{GS(\text{th})}$ Temperature Coefficient	$\Delta V_{GS(\text{th})}/T_J$		-	-5.7	-		
Gate-Source Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	1.2	-	2.8	V	
Gate-Source Leakage	$I_{GSS}$	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$	-	-	$\pm 100$	nA	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 80 \text{ V}, V_{GS} = 0 \text{ V}$	-	-	1	$\mu\text{A}$	
		$V_{DS} = 80 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^\circ\text{C}$	-	-	10		
On-State Drain Current <sup>a</sup>	$I_{D(\text{on})}$	$V_{DS} \geq 5 \text{ V}, V_{GS} = 10 \text{ V}$	30	-	-	A	
Drain-Source On-State Resistance <sup>a</sup>	$R_{DS(\text{on})}$	$V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$	-	0.0048	-	$\Omega$	
		$V_{GS} = 7.5 \text{ V}, I_D = 20 \text{ A}$	-	0.0050	-		
		$V_{GS} = 4.5 \text{ V}, I_D = 15 \text{ A}$	-	0.0064	-		
Forward Transconductance <sup>a</sup>	$g_{fs}$	$V_{DS} = 10 \text{ V}, I_D = 20 \text{ A}$	-	68	-	S	
<b>Dynamic <sup>b</sup></b>							
Input Capacitance	$C_{iss}$	$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	-	2800	-	pF	
Output Capacitance	$C_{oss}$		-	1100	-		
Reverse Transfer Capacitance	$C_{rss}$		-	93	-		
Total Gate Charge	$Q_g$	$V_{DS} = 40 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$	-	57	86	nC	
		$V_{DS} = 40 \text{ V}, V_{GS} = 7.5 \text{ V}, I_D = 20 \text{ A}$	-	42	63		
		$V_{DS} = 40 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 20 \text{ A}$	-	25	38		
			-	8.5	-		
Gate-Source Charge	$Q_{gs}$	$V_{DS} = 40 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 20 \text{ A}$	-	10	-		
Gate-Drain Charge	$Q_{gd}$		-	70	105		
Output Charge	$Q_{oss}$	$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}$	-	0.3	0.95	1.9	$\Omega$
Gate Resistance	$R_g$	$f = 1 \text{ MHz}$	-	9	18	ns	
Turn-On Delay Time	$t_{d(\text{on})}$	$V_{DD} = 40 \text{ V}, R_L = 2 \Omega$ $I_D \approx 20 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	-	12	24		
Rise Time	$t_r$		-	34	68		
Turn-Off Delay Time	$t_{d(\text{off})}$		-	7	14		
Fall Time	$t_f$		-	16	32		
Turn-On Delay Time	$t_{d(\text{on})}$	$V_{DD} = 40 \text{ V}, R_L = 2 \Omega$ $I_D \approx 20 \text{ A}, V_{GEN} = 7.5 \text{ V}, R_g = 1 \Omega$	-	15	30		
Rise Time	$t_r$		-	32	64		
Turn-Off Delay Time	$t_{d(\text{off})}$		-	8	16		
Fall Time	$t_f$		-	-	-		
<b>Drain-Source Body Diode Characteristics</b>							
Continuous Source-Drain Diode Current	$I_S$	$T_C = 25^\circ\text{C}$	-	-	60	A	
Pulse Diode Forward Current <sup>a</sup>	$I_{SM}$		-	-	100		
Body Diode Voltage	$V_{SD}$	$I_S = 5 \text{ A}$	-	0.73	1.1	V	
Body Diode Reverse Recovery Time	$t_{rr}$	$I_F = 20 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s}, T_J = 25^\circ\text{C}$	-	53	105	ns	
Body Diode Reverse Recovery Charge	$Q_{rr}$		-	65	130		
Reverse Recovery Fall Time	$t_a$		-	25	-	ns	
Reverse Recovery Rise Time	$t_b$		-	28	-		


**Notes**

- a. Pulse test; pulse width  $\leq 300 \mu\text{s}$ , duty cycle  $\leq 2 \%$ .  
 b. Guaranteed by design, not subject to production testing.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**TYPICAL CHARACTERISTICS** (25 °C, unless otherwise noted)


Output Characteristics




Transfer Characteristics




On-Resistance vs. Drain Current



Capacitance




Gate Charge




On-Resistance vs. Junction Temperature


**TYPICAL CHARACTERISTICS** (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage



On-Resistance vs. Gate-to-Source Voltage






Threshold Voltage




Single Pulse Power, Junction-to-Ambient

Safe Operating Area, Junction-to-Ambient

**TYPICAL CHARACTERISTICS** (25 °C, unless otherwise noted)**Current Derating\*****Power, Junction-to-Case****Power, Junction-to-Ambient**

\* The power dissipation  $P_D$  is based on  $T_J(\max.) = 150$  °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

**TYPICAL CHARACTERISTICS** (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient

Normalized Thermal Transient Impedance, Junction-to-Case

4.35	0.171
3.625	0.143
0.68 REF	0.027 REF

10°

**Di**