

FDMC8200-VB Datasheet

Dual N-Channel 30 V (D-S) MOSFETs

PRODUCT SUMMARY

	V _{DS} (V)	R _{DS(on)} (Ω)	I _D (A) ^a	Q _g (Typ.)
Channel-1	30	0.0200 at V _{GS} = 10 V	11	3.5 nC
		0.0265 at V _{GS} = 4.5 V	11	
Channel-2	30	0.0090 at V _{GS} = 10 V	28	6.8 nC
		0.0135 at V _{GS} = 4.5 V	28	

FEATURES



- PowerPAIR Optimizes High-Side and Low-Side MOSFETs for Synchronous Buck Converters
- TrenchFET® Power Mosfets
- 100 % R_g and UIS Tested
-



RoHS
COMPLIANT
HALOGEN
FREE

APPLICATIONS

- Computing System Power
- POL
- Synchronous Buck Converter



ABSOLUTE MAXIMUM RATINGS (T_A = 25 °C, unless otherwise noted)

Parameter	Symbol	Channel-1	Channel-2	Unit
Drain-Source Voltage	V _{DS}	30		V
Gate-Source Voltage	V _{GS}	± 20		
Continuous Drain Current (T _J = 150 °C)	I _D	11 ^a	28 ^a	A
		11 ^a	28 ^a	
		9.8 ^{b, c}	14.9 ^{b, c}	
		7.8 ^{b, c}	11.9 ^{b, c}	
Pulsed Drain Current (t = 300 μs)	I _{DM}	30	40	
Continuous Source Drain Diode Current	I _S	11 ^a	26	
		3.2 ^{b, c}	3.8 ^{b, c}	
Avalanche Current	I _{AS}	12	15	
Single Pulse Avalanche Energy	E _{AS}	7	11	mJ
Maximum Power Dissipation	P _D	16.7	31	W
		10.7	20	
		3.7 ^{b, c}	4.2 ^{b, c}	
		2.4 ^{b, c}	2.7 ^{b, c}	
Operating Junction and Storage Temperature Range	T _J , T _{stg}	-55 to 150		°C
Soldering Recommendations (Peak Temperature) ^{d, e}		260		

Notes:

- a. Package limited.
- b. Surface mounted on 1" x 1" FR4 board.
- c. t = 10 s.
- d. The PowerPAIR is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Channel-1		Channel-2		Unit
		Typ.	Max.	Typ.	Max.	
Maximum Junction-to-Ambient ^{a, b}	R_{thJA}	27	34	24	30	
Maximum Junction-to-Case (Drain)	Steady State	R_{thJC}	6	7.5	3.2	4

Notes:

a. Surface mounted on 1" x 1" FR4 board.

b. Maximum under steady state conditions is 69 °C/W for channel-1 and 64 °C/W for channel-2.

SPECIFICATIONS ($T_J = 25$ °C, unless otherwise noted)

Parameter	Symbol	Test Conditions		Min.	Typ.	Max.	Unit
Static							
Drain-Source Breakdown Voltage	V_{DS}	$V_{GS} = 0$, $I_D = 250$ μA	Ch-1	30			V
		$V_{GS} = 0$ V, $I_D = 250$ μA	Ch-2	30			
V_{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	$I_D = 250$ μA	Ch-1		24		mV/°C
		$I_D = 250$ μA	Ch-2		30		
$V_{GS(th)}$ Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	$I_D = 250$ μA	Ch-1		- 4.1		
		$I_D = 250$ μA	Ch-2		- 5		
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}$, $I_D = 250$ μA	Ch-1	1		2.4	V
		$V_{DS} = V_{GS}$, $I_D = 250$ μA	Ch-2	1		2.2	
Gate Source Leakage	I_{GSS}	$V_{DS} = 0$ V, $V_{GS} = \pm 20$ V	Ch-1			± 100	nA
			Ch-2			± 100	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 30$ V, $V_{GS} = 0$ V	Ch-1			1	μA
		$V_{DS} = 30$ V, $V_{GS} = 0$ V	Ch-2			1	
		$V_{DS} = 30$ V, $V_{GS} = 0$ V, $T_J = 55$ °C	Ch-1			5	
		$V_{DS} = 30$ V, $V_{GS} = 0$ V, $T_J = 55$ °C	Ch-2			5	
On-State Drain Current ^b	$I_{D(on)}$	$V_{DS} \geq 5$ V, $V_{GS} = 10$ V	Ch-1	10			A
		$V_{DS} \geq 5$ V, $V_{GS} = 10$ V	Ch-2	10			
Drain-Source On-State Resistance ^b	$R_{DS(on)}$	$V_{GS} = 10$ V, $I_D = 9.8$ A	Ch-1		0.0200		Ω
		$V_{GS} = 10$ V, $I_D = 15$ A	Ch-2		0.0090		
		$V_{GS} = 4.5$ V, $I_D = 8.5$ A	Ch-1		0.0265		
		$V_{GS} = 4.5$ V, $I_D = 12$ A	Ch-2		0.0135		
Forward Transconductance ^b	g_{fs}	$V_{DS} = 15$ V, $I_D = 9.8$ A	Ch-1		30		S
		$V_{DS} = 15$ V, $I_D = 15$ A	Ch-2		30		
Dynamic^a							
Input Capacitance	C_{iss}	Channel-1 $V_{DS} = 15$ V, $V_{GS} = 0$ V, $f = 1$ MHz	Ch-1		400		pF
			Ch-2		730		
Output Capacitance	C_{oss}		Ch-1		125		
			Ch-2		155		
Reverse Transfer Capacitance	C_{rss}	Channel-2 $V_{DS} = 15$ V, $V_{GS} = 0$ V, $f = 1$ MHz	Ch-1		25		nC
			Ch-2		65		
Total Gate Charge	Q_g		Ch-1		7.4	12	
			Ch-2		14.2	22	
Gate-Source Charge	Q_{gs}	Channel-1 $V_{DS} = 15$ V, $V_{GS} = 4.5$ V, $I_D = 9.8$ A	Ch-1		3.5	5.3	nC
			Ch-2		6.8	11	
Gate-Drain Charge	Q_{gd}		Ch-1		1.5		
			Ch-2		2.2		
Gate Resistance	R_g	$f = 1$ MHz	Ch-1		1.1		Ω
			Ch-2		2.3		
			Ch-1	0.5	2.6	5.2	Ω
			Ch-2	0.5	2.6	5.2	

Notes:

a. Guaranteed by design, not subject to production testing.

b. Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2 %.







SPECIFICATIONS ($T_J = 25^\circ\text{C}$, unless otherwise noted)






Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Dynamic^a						
Turn-On Delay Time	$t_{d(on)}$	Channel-1 $V_{DD} = 15 \text{ V}, R_L = 1.9 \Omega$ $I_D \geq 8 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	Ch-1		25	50
Rise Time	t_r		Ch-2		25	50
Turn-Off Delay Time	$t_{d(off)}$		Ch-1		45	90
Fall Time	t_f		Ch-2		80	160
Turn-On Delay Time	$t_{d(on)}$		Ch-1		10	20
Rise Time	t_r		Ch-2		20	40
Turn-Off Delay Time	$t_{d(off)}$		Ch-1		10	20
Fall Time	t_f		Ch-2		40	80
Turn-On Delay Time	$t_{d(on)}$		Ch-1		5	10
Rise Time	t_r		Ch-2		5	10
Turn-Off Delay Time	$t_{d(off)}$	Channel-2 $V_{DD} = 15 \text{ V}, R_L = 1.5 \Omega$ $I_D \geq 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	Ch-1		10	20
Fall Time	t_f		Ch-2		20	40
Turn-On Delay Time	$t_{d(on)}$		Ch-1		10	20
Rise Time	t_r		Ch-2		15	30
Turn-Off Delay Time	$t_{d(off)}$		Ch-1		7	15
Fall Time	t_f		Ch-2		10	20
Drain-Source Body Diode Characteristics						
Continuous Source-Drain Diode Current	I_S	$T_C = 25^\circ\text{C}$	Ch-1		11	A
Pulse Diode Forward Current ^a	I_{SM}		Ch-2		26	
Body Diode Voltage	V_{SD}	$I_S = 8 \text{ A}, V_{GS} = 0 \text{ V}$	Ch-1		30	
Body Diode Reverse Recovery Time	t_{rr}	$I_S = 10 \text{ A}, V_{GS} = 0 \text{ V}$	Ch-2		40	
Body Diode Reverse Recovery Charge	Q_{rr}	Channel-1 $I_F = 8 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s}, T_J = 25^\circ\text{C}$ Channel-2 $I_F = 10 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s}, T_J = 25^\circ\text{C}$	Ch-1		0.84	1.2
Reverse Recovery Fall Time	t_a		Ch-2		0.82	1.2
Reverse Recovery Rise Time	t_b		Ch-1		17	35
			Ch-2		20	40
			Ch-1		9	20
			Ch-2		14	30
			Ch-1		9.5	nC
			Ch-2		12.5	
			Ch-1		7.5	
			Ch-2		7.5	

Notes:



- a. Guaranteed by design, not subject to production testing.
- b. Pulse test; pulse width $\leq 300 \mu\text{s}$, duty cycle $\leq 2\%$.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)

Threshold Voltage


* $V_{GS} >$ minimum V_{GS} at which $R_{DS(on)}$ is specified
Safe Operating Area, Junction-to-Ambient


CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)**Current Derating*****Power, Junction-to-Case**

* The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.


CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)

Normalized Thermal Transient Impedance, Junction-to-Ambient

Normalized Thermal Transient Impedance, Junction-to-Case

CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Output Characteristics




Transfer Characteristics




On-Resistance vs. Drain Current




Capacitance




Gate Charge




On-Resistance vs. Junction Temperature

CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage





Threshold Voltage





Single Pulse Power




Safe Operating Area, Junction-to-Ambient

CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)**Current Derating*****Power, Junction-to-Case**

* The power dissipation P_D is based on T_{J(max)} = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)

Normalized Thermal Transient Impedance, Junction-to-Ambient

Normalized Thermal Transient Impedance, Junction-to-Case


PowerPAIR® 3 x 3 Case Outline



DIM.	MILLIMETERS			INCHES		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	0.70	0.75	0.80	0.028	0.030	0.031
A1	0.00		0.05	0.000		0.002
b	0.35	0.40	0.45	0.014	0.016	0.018
b1	0.20	0.25	0.38	0.008	0.010	0.015
C	0.18	0.20	0.23	0.007	0.008	0.009
D	2.90	3.00	3.10	0.114	0.118	0.122
D2	2.35	2.40	2.45	0.093	0.094	0.096
E	2.90	3.00	3.10	0.114	0.118	0.122
E1	0.94	0.99	1.04	0.037	0.039	0.041
E2	0.47	0.52	0.57	0.019	0.020	0.022
e	0.65 BSC			0.026 BSC		
K	0.25 typ.			0.010 typ.		
K1	0.35 typ.			0.014 typ.		
K2	0.30 typ.			0.012 typ.		
L	0.27	0.32	0.37	0.011	0.013	0.015

ECN: T12-0347-Rev. C, 18-Jun-12
 DWG: 5998

RECOMMENDED MINIMUM PAD FOR PowerPAIR® 3 x 3



Recommended PAD for PowerPAIR 3 x 3

Dimensions in millimeters (inches)

Keep-Out 3.5 mm x 3.5 mm for non terminating traces

Disclaimer

All products due to improve reliability, function or design or for other reasons, product specifications and data are subject to change without notice.

Taiwan VBsemi Electronics Co., Ltd., branches, agents, employees, and all persons acting on its or their representatives (collectively, the "Taiwan VBsemi"), assumes no responsibility for any errors, inaccuracies or incomplete data contained in the table or any other any disclosure of any information related to the product.(www.VBsemi.com)

Taiwan VBsemi makes no guarantee, representation or warranty on the product for any particular purpose of any goods or continuous production. To the maximum extent permitted by applicable law on Taiwan VBsemi relinquished: (1) any application and all liability arising out of or use of any products; (2) any and all liability, including but not limited to special, consequential damages or incidental ; (3) any and all implied warranties, including a particular purpose, non-infringement and merchantability guarantee.

Statement on certain types of applications are based on knowledge of the product is often used in a typical application of the general product VBsemi Taiwan demand that the Taiwan VBsemi of. Statement on whether the product is suitable for a particular application is non-binding. It is the customer's responsibility to verify specific product features in the products described in the specification is appropriate for use in a particular application. Parameter data sheets and technical specifications can be provided may vary depending on the application and performance over time. All operating parameters, including typical parameters must be made by customer's technical experts validated for each customer application. Product specifications do not expand or modify Taiwan VBsemi purchasing terms and conditions, including but not limited to warranty herein.

Unless expressly stated in writing, Taiwan VBsemi products are not intended for use in medical, life saving, or life sustaining applications or any other application. Wherein VBsemi product failure could lead to personal injury or death, use or sale of products used in Taiwan VBsemi such applications using client did not express their own risk. Contact your authorized Taiwan VBsemi people who are related to product design applications and other terms and conditions in writing.

The information provided in this document and the company's products without a license, express or implied, by estoppel or otherwise, to any intellectual property rights granted to the VBsemi act or document. Product names and trademarks referred to herein are trademarks of their respective representatives will be all.

Material Category Policy

Taiwan VBsemi Electronics Co., Ltd., hereby certify that all of the products are determined to be oHS compliant and meets the definition of restrictions under Directive of the European Parliament 2011/65 / EU, 2011 Nian. 6. 8 Ri Yue restrict the use of certain hazardous substances in electrical and electronic equipment (EEE) - modification, unless otherwise specified as inconsistent.(www.VBsemi.com)

Please note that some documents may still refer to Taiwan VBsemi RoHS Directive 2002/95 / EC. We confirm that all products identified as consistent with the Directive 2002/95 / EC European Directive 2011/65 /.

Taiwan VBsemi Electronics Co., Ltd. hereby certify that all of its products comply identified as halogen-free halogen-free standards required by the JEDEC JS709A. Please note that some Taiwanese VBsemi documents still refer to the definition of IEC 61249-2-21, and we are sure that all products conform to confirm compliance with IEC 61249-2-21 standard level JS709A.